



PTO/SB/17 (12/99)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
billection of information unless it displays a valid OMB control primary

FEE TRANSMITTAL	Complete if Known			}
	Application Number		р. Д.	
for FY 2000	Filing Date		8. 3.	
Patent fees are subject to annual revision.	First Named Inventor	Chout Li	32	
Small Entity payments <u>must</u> be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO(SB(09-12.	Examiner Name			.重:
See 37 C.F.R. §§ 1.27 and 1.28.	Group / Art Unit		e e	E c
TOTAL AMOUNT OF PAYMENT (\$)	Attorney Docket No.		, L	更

METHOD OF PAYMENT (check one)		FEE CALCUL	ATION (continued)			
The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:	3. ADDITION Large Entity Sma Fee Fee Fee	E	nderctor Integr			
Deposit Account 12-12-19	Code (\$) Cod	le (\$)	Description	Fee Paid		
Number 3 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	105 130 205 127 50 227	•	e filing fee or oath e provisional filing fee or			
Account Name		cover sheet.	. •			
Charge Any Additional Fee Required		130 Non-English sp	ecflication lest for reexamination			
Under 37 CFR §§ 1.16 and 1.17	1	920* Requesting pub	lication of SIR prior to			
2. Payment Enclosed: \$\int \{\int \} \rightarrow \{\int \} \text{Other} \text{Other} Other	113 1,840° 113	Examiner action 1,840* Requesting pub Examiner action	lication of SIR after			
FEE CALCULATION	115 110 215	· · · · · · · · · · · · · · · · · · ·	ply within first month			
	116 380 216	190 Extension for re	ply within second month			
1. BASIC FILING FEE Large Entity Small Entity	117 870 217	435 Extension for re	ply within third month			
Fee Fee Fee Fee Description	118 1,360 218	680 Extension for re	ply within fourth month			
Code (\$) Code (\$) Fee Paid 101 690 201 345 Uthity filing fee	128 1,850 228	925 Extension for re	ply within fifth month			
101 690 201 345 Utility filing fee 106 310 206 155 Design filing fee	119 300 219	150 Notice of Appea	I			
107 480 207 240 Plant filing fee	120 300 220	150 Filing a brief in s	support of an appeal			
108 690 208 345 Reissue filing fee	121 260 221	130 Request for oral	hearing			
114 150 214 75 Provisional filing fee	138 1,510 138 °	1,510 Petition to institu	te a public use proceeding	<u> </u>		
	140 110 240	55 Petition to revive	e - unavoidable			
SUBTOTAL (1) (\$)	141 1,210 241	605 Petition to revive	e - unintentional]]]		
2. EXTRA CLAIM FEES	142 1,210 242	605 Utility issue fee	(or reissue)			
Fee from Ext <u>ra Claims below Fee Paid</u>	143 430 243		•			
Total Claims 65 -20** 45 X 9 = 40.5	144 580 244					
Claims 2 -3 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -	122 130 122		Commissioner			
Multiple Dependent	123 50 123		to provisional applications			
**or number previously paid, if greater; For Reissues, see below	126 240 126	240 Submission of tr	nformation Disclosure Stmt			
Large Entity Small Entity Fee Fee Fee Fee Fee Description Code (\$) Code (\$)	581 40 581		patent assignment per number of properties)			
103 18 203 9 Claims in excess of 20	146 690 246		ion after final rejection			
102 78 202 39 Independent claims in excess of 3	149 690 249	(37 CFR § 1.129	e(a)) enal invention to be			
104 260 204 130 Multiple dependent claim, if not paid		examined (37 Ci				
109 78 209 39 ** Reissue independent claims over original patent	Other fee (specify)					
110 18 210 9 ** Reissue claims in excess of 20 and over original patent	Other fee (specify)					
SUBTOTAL (2) (\$) SZS Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)						
SUBMITTED BY Complete (if applicable)						
Name (Printi Type) Chout. LI	Registration ((Attorney/Agent		Telephone 973-6	69-5659		
Simplified Only 2 7						

WARNING:

Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

(37 CFR 1.9(f) & 1.27(b))--INDEPENDENT INVENTOR Chou H. Li Applicant, Patentee, or Identifier. Application or Patent No.: Filed or Issued: Semiconductor Integrated Circuit Device As a below named inventor, I hereby state that I qualify as an independent inventor as defined in 37 CFR 1.9(c) for purposes of paying reduced fees to the Patent and Trademark Office described in: the specification filed herewith with title as listed above. the application identified above. the patent identified above. I have not assigned, granted, conveyed, or licensed, and am under no obligation under contract or law to assign, grant, convey, or license, any rights in the invention to any person who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person had made the invention, or to any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a nonprofit organization under 37 CFR 1.9(e). Each person, concern, or organization to which I have assigned, granted, conveyed, or licensed or am under an obligation under contract or law to assign, grant, convey, or license any rights in the invention is listed below: No such person, concern, or organization exists. Each such person, concern, or organization is listed below.

STATEMENT CLAIMING SMALL ENTITY STATUS

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

PTO/SB/09 (12-97)
Approved for use through 9/30/00 OMB 0651-0031
Patent and Trademark Office; U.S DEPARTMENT OF COMMERCE

Docket Number (Optional)

Separate statements are required from each named person, concern, or organization having rights to the invention stating their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

Chout. Li		
NAMEOFINVENTOR	NAME OF INVENTOR	NAME OF INVENTOR
Charet Ti		
Signature of inventor	Signature of inventor	Signature of inventor
9/25/00		
Date	Date	Date

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to solid state integrated circuit devices and more particularly to an improved, miniaturized semiconductor integrated circuit devices.

2. Description of Related Art

Shockley, Bardeen, and Brattain invented the transistor around 1950 and started the modern electronics age. Kilby and Noyce next combined active and passive components on a single chip and invented the integrated circuit. Fairchild's Isoplanar technology (Fig. 1) made possible medium-scale and larger-scale integrated circuits in 1972 according to Peltzer's patent No. 3,648,125. Simultaneously, other similar dielectric isolation processes such as Kooi's LOCOS (i.e., local oxide isolation technology) of Philip and Magdos's oxide-recessed technology of IBM were also widely used. In a 1976 Interference No. 98,426, Li's application No. 154,300 on round-bottomed isolating oxide groove was considered as the "Seniormost Inventor" among Fairchild's Peltzer, Philip's Kooi, and IBM's Magdo and Magdo.

According to Peltzer's patent, the Fairchild's Isoplanar device 40 as typified by Fig. 4 in his patent has a n-type epitaxial silicon layer 42 formed on a p-type substrate 41.

Oxide isolating regions, e.g., 44a, 44b, 44c, and 44d were used

to isolate the different components. Each of these oxide isolating regions has a central flat bottom occupying much chip real estate producing unnecessarily larger devices.

Li's round-bottomed isolating oxide groove 21 of Fig. 21 in 154,300 application improves device leakage current and breakdown voltage. The groove bottom G of zero width eliminates the wasted chip real estate of all other previously existing devices of, e.g., Isoplanar, LOCOS, and oxide-recessed types. This feature produces smaller devices. The oxide isolating regions in this present invention are further narrowed down to even one or two atomic layers occupying the minimum chip real estate. Li's devices also have rounded PN junction peripheral surfaces minimizing contamination by micron-size or even atomic particles thereby increasing yields. See Fig. 2. The smaller the device size, the more critical this yield factor.

In the 154,300 patent application, the device of Fig. 2 is made by thermally growing an oxide groove, band, or material region 21 transversely into a p-type silicon substrate 22. This is followed by oxide-guided, maskless diffusion of n-type dopants from the top surface 23 to give the top n-type silicon layer 24 and the new PN junction region 25. The rounded bottom G has a zero bottom width.

All these devices can still be improved in performance and device size. The present invention provides still better and

2.0

further miniaturized solid-state integrated circuits in general and semiconductor integrated circuits in particular.

Specifically, this invention will address the following issues:

- 1) improving the critical gate layer thickness and structure;
 - 2) reducing the insulating field oxide region size by orders of magnitude from microns to Angstroms;
 - 3) making the entire device more resistant to temperature, stress, impact, vibration, and high-gravity (G) forces due to rapid acceleration and deceleration;
 - 4) simplifying a device material inventories and manufacturing process; and
 - 5) providing a new type of high-performance flexible circuits.

and electro-optical telecommunications.

The devices of the invention may use different solid-state or semiconductor materials including Si, Ge, Si-Ge, InP, GaAs, SiC, InAs, superconductor, and diamond. In this invention, Si semiconductor materials are exclusively used by way of illustration. Metal-oxide-semiconductor (MOS) or, in general, conductor-insulator-semiconductor (CIS) devices are used exclusively as examples in this specification. Other types of solid-state and semiconductor circuit devices are also useful.

Specifically, electro optical, superconductor, magnetic, ferro electric memory, electrooptomagnetic, and other solid-state devices can also be designed according to principles of this invention.

The "heart" of the transistor is the gate dielectric, where most electronic actions and the associated device heating or degradations occur. The gate oxide is the smallest but a critical feature of the transistor. It lies between the transistor's gate electrode, which turns current flow, and the silicon channel through which the current flows. The gate oxide insulates and protects the channel from the gate electrode preventing short circuits. Shrinking this oxide layer allows more current out of the switch with less voltage. More than any other part of the structure, this layer determines the device performance and reliability. Many think that this insulating layer would be the limiting factor for producing increasingly smaller chips.

The thickness of gate oxides is the subject of intense research. Bell Laboratory scientists have created a 5-atom

20 silicon dioxide layer that included a 1-atom transition layer between this layer and substrate. A rapid thermal oxidation technique was used using pure oxygen at 1,000 C for 10 seconds.

Oxides less than 6 angstroms or 3 atoms have been made, but the leakage current was not manageable. Additional reliability

issues included adhesion loss, texture, thermally or mechanically induced cracking, moisture adsorption, step coverage, and time-dependent behavior such as thermal conductivity, and breakdown voltage. The reduced mechanical strength is critical in both packaging and processing such as during chemical-mechanical polishing.

Traditionally, the gate dielectric is a thermally grown layer of silicon dioxide (SiO2) layer averaged about 25 atoms thick. By continually reducing the gate oxide thickness and the length of the gate electrode, the semiconductor industry has doubled the transistor's switching speed every 18 to 24 months according to the Moores Law. This has worked remarkably well, but problems exist. One is that the oxide often permits boron penetration from the gate into the threshold region, degrading the threshold voltage and device performance. The other problem is that, as device size shrinks, the gate oxide becomes so thin that tunneling currents arise from the gate through the oxide to the substrate, again degrading the device performance.

To overcome the first problem, transistor engineers have

20 developed solutions involving stacked gates and various

nitridation techniques. Nitradation adds nitrogen to the

silicon dioxide. A successful two-step oxidation/nitridation

approach using a sequential in situ steam generation and rapid

plasma nitridation process shows a 5-7 times reduction in

current leakage compared to SiO2 at an effective oxide thickness of less than 20 A (or Angstroms).

The second problem relates to current tunneling through very thin oxide. This problem is more difficult and thought to require a change of materials. The tunneling current rises very quickly as the oxide is thinned down. It is believed that below about 14-15 A, new material must be used to replace the silicon dioxide. One would look for a thinner but defect-free SiO2 film to avoid the excessive leakage current. The new high-k materials must be put in place as the 14-15A SiO2 layers. Some solutions are possible, but none fit all needs.

The new insulating material must also have the right dielectric constant and be chemically compatible with silicon to get the right interface. Interface remains a critical and largely unknown area of research. Interface microengineering may in fact be the key factor that will allow the new or old materials to continue the scaling of field-effect transistors (FET).

The defect-free gate dielectric layer must be put down
uniformly in a thin film to tolerate subsequent silicon
processing and temperature cycling. There is still no suitable
high dielectric constant material and interface layer with the
stability and interface characteristics to serve as a gate
dielectric.

Metal silicates may be good candidates. Hafnium and zirconium silicates are stable in contact with silicon, between substrate and dielectric. Tantalum pentoxide is also available.

Even with a material other than SiO2, a very thin SiO2 layer will probably still be required at the channel and/or gate electrode interface to preserve interface state characteristics and channel mobility. This would severely reduce any benefits due to the high-k dielectric. It is clear the first 10 A above the silicon substrate largely determine the leakage properties of the dielectric and the carrier mobilities in the channel underneath. Once past that, only the bulk properties of the film needs to be dealt with. Controlling these properties will be critical to the success of high-k materials. Some hope exists to shrink the silicon dioxide down to 0.1 um (or microns) thick using plasma nitridation to control the first 10A or so of the dielectric.

The gate material is often a doped polysilicon with a silicide on top. Interest exists in switching the polysilicon to a metal due to depletion effects associated with the poly.

20 When the device is turned on, the polysilicon actually depletes a little bit making it look like a thicker oxide. This depletion effect leads to less drive current - a characteristic of a semiconductor material rather than a metal. Still, high dielectric (k) material is moving from the doped polysilicon now

used to a metal.

The advantage of metal gates is that this depletion effect is avoided, and the gate resistance is lowered. But two disadvantages to metal gates arise. The metal work function of the gate is fixed by the metal. By comparison, the work function in polysilicon is controllable by varying doping of either n-type or p-type. This allows optimization of the threshold voltages for both the n-channel and p-channel transistor. Such an optimization is not possible with metal.

The main focus of present transistor engineering effort is to maximize the drive current. The present transistor is a current source charging a large capacitor. The higher the current source and the smaller the capacitance, the faster it charges. All the industry's scaling efforts are toward improving the drive current at lower voltages. Second to optimizing the drive current is a need to reduce parasitic capacitances at the device and interconnect levels.

Sixteen (16) ion implantation steps are commonly used to create the sources and drains for the PMOS and NMOS devices and the retrograde wells in which they sit. Implantation is also used to dope the gates and to provide the "punchthrough stop" pockets. After the implantation, the device must be annealed at a relatively high temperature to remove the implantation damages, to "activate" the dopants, and to insure that all

dopant atoms lie exactly where needed.

The junction depth for source/drains should be only 35-70 nm deep for the 100 nm (or 0.1 um) generation due to go into production in 2005. Drain extensions should only be less than 20-33 nm deep. The abruptness of the source and drain extensions is critical. There are still no known solutions in several areas. Many believe computer modeling will help researchers determine the optimal doping profile and study the impact of various process parameters on dopant diffusion. A few degrees in temperature can have a significant effect on the doping profiles. Aggressive scaling of the transistor source/drain junction depth requires production-worthy (milli-Amps for 300 nm wafers) ion beam current at sub-Kev energies for The requirement for sub-Kev implants is primarily driven by the need to reduce transient enhanced diffusion. Sputtering related dopant loss and other phenomena will likely preclude using sub-Kev implant energies below 0.5 Kev regardless of available beam current.

Reducing the implant energy, and annealing time and dose is
of primary importance for achieving the shallowest junctions.

Ultra-fast ramp-up rates are of secondary importance. Their
potential benefit can only be captured with an equally fast but
not achievable ramp-down rate. Several combinations of implant
and annealing parameters (implant energy or dose, and annealing

temperature, time and ramp rates) are possible that yield the same junction solutions. It is essential to select solutions which optimize manufacturability.

The semiconductor industry continues to require doubling device functionality every two years or so. It is thought this requires switching to new materials. Instead of aluminum, silicon dioxide, and polysilicon, some think that future integrated circuits will be built from copper, low-dielectrics and high-k dielectrics, and "exotic" metals like hafnium and zirconium.

The traditional silicon dioxide gate insulator needs close thickness control and low defect density. These may be met by improved cleaning and oxidation techniques. As the required layer becomes thinner, leakage currents and reliability problems arise. Direct tunneling can occur in very thin layers, giving high leakage current. At 100 degrees C, the maximum voltage rating of a 2.5 nm thick layer of silicon dioxide is only 1.5 V.

A silicon dioxide/dual-doped polysilicon gate stack process is used as the mainstay of CMOS device manufacturing since its inception. The new critical CMOS gate stack process would require high-k dielectric gate insulators, with a dual metal gate electrode. The use of this new process should be no later than five years. This is generally thought impossible.

A flowable oxide based on hydrogen silsesquioxane is often

used to form ultrathin low-k insulating layers. Use of these layers reduces parasitic capacitance shortening propagation delays. These changes increase by 30% the within-chip processing speed as compared with other 180 nm CMOS processes. processes.

High-k dielectrics are one of the major road blocks in device scaling. With extremely smooth gate dielectric and very small channel length, the transistor drive current goes ballistic, increasing the input current flows via the channel from the usual 35% to 85%. The remaining input current collides with the rough edges of the insulating layer.

Low-k polymer dielectrics have been used to replace glass insulators and to separate the new copper wires in its new chips. Copper lead wires are also replacing aluminum wires. This material combination will push chip speeds one-third faster than today's fastest chips. There are, however, problems to using this system: 1) the plastic is much softer than glass and does not stay in place, making it difficult to make the chips; and 2) these polymers do not stick to other materials including silicon and other polymers.

Tungsten is replacing the aluminum interconnects. The use of tungsten reduces the conductor widths down to 240 nm below the normal metal layers at the gate level. The extra routing flexibility achieved by the local interconnect reduces 10-20% of

the silicon area. The spacing between tracks in the first metal layer can be considerably increased to reduce sensitivity of this layer to defects thereby increasing device yields.

However, the very high tungsten density of 19.3 (vs. 2.7 for Al and 2.33 for silicon or silicon dioxide) induces deboning of tungsten from other materials during fast accelerations and decelerations, as shown later.

The capacitance between the gate and channel of an insulated gate FET should be high. In small area devices, this cannot be achieved by using a very thin silicon dioxide layer, or the leakage current will be too high due to material imperfections. A polysilicon gate electrode has been used with germanium doping to control the work function of the material. A variety of metals will be tried as gate electrodes, with TiN/Al or TiN/W being the most likely candidates. Also considered is deposition of high-k gate insulators by the atomic layer chemical vapor deposition technique using aluminum oxide, hafnium oxide, titanium oxide, zirconium oxide and silicates of zirconium and hafnium.

Ballistic effects occur around the 30 nm channel length when the electrons emitted from the source arrive at the drain without scattering. Small dimensions have great impact on electrons. The channel lengths of conventional transistors are so long that electrons seldom go all the way from the source to

the drain without scattering. But when the channel length gets down to around 35 nm, the ballistic component increases and device performance improves. However, once ballisting occurs, further reduction of the channel length no longer improves the 5 performance. Electrons travel better when the gate oxide is slightly thicker because they are less attracted to the gate directly above the gate oxide layer.

There still is plenty of life left in traditional gate structure. Take, for example, the "ballistic nanotransistors". In these devices, dramatic gains in drive current are possible simply by combining a very smooth gate dielectric with a short channel length, such as in Vertical MOSFET. The main challenge is to replace the traditional silicon dioxide/dual-doped polysilicon gate stack process. This stack process has been the mainstay of complementary metal-oxide-semiconductor (CMOS) device manufacturing since its inception. The new CMOS gate stack process will require cost-effective, low-temperature integration of nanometer scale high-k dielectric gate insulators, with dual metal gate electrodes. The replacement 20 should be within five years. History has shown, however, that changes of this magnitude normally require at least ten years to implement.

The very slow progress in finding new semiconductor materials is looming as a grand challenge in chip design.

are still many, many problems that are material-limited. New material selection, design, and processing methods must be found. The whole manufacturing process is too complicated to achieve high repeatability and good device yield and performance. Most of the materials are not applied in optimal ways. This invention will address many of these issues.

SUMMARY OF THE INVENTION

A semiconductor integrated circuit comprises a semiconductor substrate of a first conductivity type; two adjacent source and drain semiconductor pockets of the opposite conductivity type positioned on top of the substrate to provide two PN junction regions where the semiconductor pockets contact the substrate; and a very thin, atomically surface-smoothed gate layer of a substantially electrically insulating material. The gate layer is arranged in such a structure relative to the PN junctions as to be sufficiently flex or yield to relieve thermal mismatch stresses and strains between the different contacting materials thereby improving the performance and reliability of the semiconductor circuit. A method of making the semiconductor integrated circuit according to the invention is also disclosed.

To overcome the foregoing and other difficulties, the general object of this invention is to provide an improved, semiconductor or solid-state integrated circuit device with

improved performance, yield, cost, and miniaturization;

A broad object of the invention is to provide an integrated semiconductor circuit with a submicron or Angstrom-thin isolating material layer to form at least one of the critical parts thereof.

Another object of the invention is to provide a new, improved gate or field layer which can be easily and rapidly produced at high yield and low cost.

Yet another object of the invention is to provide a new, improved field isolation layer that not only improves circuit performance but allows significant miniaturization.

A further object of the invention is to provide an integrated semiconductor circuit with an isolating material layer which is sufficiently thin and flexible, thereby not only advancing device miniaturization, but improving circuit performance and minimizing thermal or volume expansion mismatch stresses on the circuit.

Another object of the invention is to provide a new generation of low-cost environment-resistant flexible circuits.

A still further object of the invention to mass-produce, at low cost but high yields, wafer chips each containing thousands or millions of transistors more miniaturized than is presently possible.

BRIEF DESCRIPTION OF THE DRAWINGS

Various other objects, features, and advantages, and a more complete understanding of the invention, will become apparent to those skilled in the art from the following description and claims, taken in conjunction with the accompanying drawings.

For the purpose of illustrating the invention, there is shown in the drawing the forms which are particularly preferred. It is understood, however, that the invention is not necessarily limited to some of the precise arrangements and instrumentalities here shown but, instead, may combine the same described embodiments or their equivalents in various forms.

Fig. 1 is a partial vertical cross-section of a Fairchild's prior-art Isoplanar MOS device with a flat-bottomed and vertically straight-sided isolating oxide grooves;

Fig. 2 shows partial vertical cross-section of Li's priorart isoplanar device with a round-bottomed and sloping, curvesided oxide isolating groove;

Figs. 3(a) and 3(b) show two partial vertical cross-sections of intrinsic conductor-insulator-semiconductor (CIS) devices in Li's 154,300 application;

Fig. 4 is a vertical cross-section of a new MOS or CIS device having an extremely thin curved gate or field layer;

Fig. 5 shows a new MOS or CIS device showing a narrow, thin-film curved or wavy field insulating layer or wall

separating the device components; and

Fig. 6 is an atomic or molecular chain or sheet used in flexible 3-D atomic diode or transistor array or circuit.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Various other objects and advantages, and a more complete understanding of the invention, will become apparent to those skilled in the art from the following description and claims, taken in conjunction with the accompanying drawings.

Several of the prior-art methods described below are useful or even necessary to make the extremely small precision semiconductor circuits of the present invention:

- 1) As shown in Li's 3,430,109 and 3,585,714 patents, one can use a number of microscopically precise methods to remove materials on, or implant foreign atoms into, the device wafer:
- a) mechanical grinding or polishing with realtime feedback control (See: 3,430,109, Fig. 1 and col. 2, lines 38-64 (or 3,430,109:2/38-64);
- b) repeated precision chemical etchings immediately after precoolings to prevent localized, nonuniform or 20 preferential deep etching at inclusions, dislocations and subgrain boundaries (3,585,714:11/75-12/59);
 - c) energetic particle bombarding with aligned or focused ion, electron, proton, laser photons, or argon particles

(3,585,714:11/24-42). Such energetic particle beams can precisely remove material by locally heating up or energizing the intercepting surface atoms to evaporation or ejection. Ions and proton beams of selected foreign atoms, such as O, N, A, Si, Ge, Ga, B, P, and As, can also be microscopically precisely implanted into semiconductor wafers; and

d) combination of the above methods.

The precision grooves so made have many different types: cylindrical, ellipsoidal, spherical, or conical, with a radius of curvature of 1 cm, 0.1 cm, 0.001 cm, 1 micron, 0.1 microns, or even less. See, for example, subgroove 18 in Figs. 1 of 3,585,714, 154,300 and 5,696,402.

Laser processing and ion implantation are particularly important. Laser beams can be controlled by simple stable optics, while electron and ion beams by electrostatic deflecting means. According to Li, all the above material processing methods automatically provide sensors to monitor in real time the degree or progress of material removal from, or introduction into, the device wafer. Real-time monitoring provides realtime closed-loop feedback control to achieve very high precision and accuracy to submicrons or even single atoms. Precise depressions or isolating material grooves in silicon can be microscopically accurate in its depth, curvatures, shape, size, chemical composition profiling, and lateral locations.

By "microscopic", I refer in this application to dimensions, accuracies, precisions, curvatures, shape or composition profiling of less than one half or 0.1 microns.

The gate and field isolating layers of MOS transistors are usually made by thermal oxidation or nitridation. Thermal oxidation of silicon with Si3N4 masks was well known prior to 1968. See, e.g., V.Y. Doo in "Silicon Nitride, A New Diffusion Mask," IEEE Transactions on Electron Devices, Vol. 13, No. 7, 1966, pp 561-563. Various metal layers such as Ni, Au, Pt may also be used as masks in thermal oxidation and nitridation.

As an alternative to thermal oxidation or nitridation, oxygen and nitrogen may be introduced into the silicon by ion or proton implantation. Under an implanting voltage of one megavolt, for example, oxygen and nitrogen ions can be introduced into silicon host to a depth of 1.7 +/- 0.13 um and 1.87 +/- 0.12 um, respectively. Because of its excellent spatial and dose control and ease of manufacture, ion implantation has become the most prevalent method of adding foreign atoms into semiconductors

Shockley, Gale, Kellett et al, Sibley, and Wilson invented various important ion implantation techniques, as disclosed respectively in U.S. Pat. Nos. 2,787,564; 2,434,894; 3,341,754; 3,326,176; and 3,563,809:

Shockely in October 1954 showed that:

- 1) use of mass spectroscopy separates ions of different masses to generate mono-energetic ion beams for uniform penetration. See Pat. NO. 2,787,564, column 4, lines 72 to column 5, line 27 (or 4/72-5/27);
- 2) by varying the accelerating potential variations in the implanting location and depth of penetration may be achieved;
- 3) By using a suitable apertured mask, moving the wafer, or sweeping the ion beam with a deflection system intermediate between the cathode and the work, predetermined geometry of the implanted region is possible (2,787,564:2/19-23);
- 4) Ion-implanted semiconductor can be annealed at relatively low temperatures to stabilize and repair radiation damage in the newly formed interior zone without appreciable thermal migration of the implanted atoms (2,787,564:5/18-24 and 2/9-15).

Gale taught the use of a magnetic ion optical system to deflect and focus the ion beam, and to achieve a size reduction of 100:1. Thus, a mask of 100-micron square apertures gives one-micron squares at the substrate, and a 1 micron wide tracks can be achieved (2,434,894:3/71-72, 6/59-61, and 5/16-18). No mask is needed (6/19-21).

Kellett et al taught that ion penetrates straight into the material into the desired location and depth, and does not diffuse in the body of the silicon after implantation. The

boundaries of the implanted region are sharp. In particular, the edge of the implanted region may be controlled with great accuracy down to some few hundred atomic layers (3,341,754:3/20-25). Sharp boundaries result from the annealing of irradiated regions at typically 400-800 Degrees Centigrade for 10 minutes. The annealing gives an oxygen (or nitrogen) diffusion length of at least two or three orders of magnitude smaller than that due to the common thermal oxidation above 1,000 degrees Centigrade for two hours.

Sibley used computer-programmed control on the deflecting means to "write" with a collimated ion beam of selected mass to produce a predetermined integrated circuit pattern on the workpiece (3,326,176:2/20-62).

Wilson showed that implantation of oxygen or nitrogen forms electrically insulating and protective films of a silicon dioxide or silicon nitride thereon (3,563,809:4/37-41). The shape, size, and location of the resultant oxide or nitride grooves can be microscopically and accurately controlled with the ion implantation method. The width of the groove when ion implantation is used can be less than a micron using a relative movement between the implanting beam and the silicon material, with corresponding adjustment of beam characteristics such as beam energy, current, profile, and focusing, so as to achieve the desired precise groove shape and chemical composition

(3,563,809:14-26-15/4).

Hence, through precise control of beam size and aiming point by, e.g., aligning, focusing, aligning or both, ion implantation can control the dimension, shape, and three-dimensional chemical compositions to fractional micron accuracies. Other unique features of implanted ions include:

- 1) straight penetration without appreciable lateral diffusion to give orders of magnitude sharper boundaries than other conventional methods;
- 2) controlled size of the implantation region down to less than 1 micron, with an accuracy of 1,000 Angstroms (0.10 microns) down to 10 Angstroms;
- 3) the ions can be implanted without masking, wet chemistry, and photolithography;
- 4) the implanted region need not start at the surface of contact with the foreign matter;
- 5) the shape and three-dimensional chemical composition of the ions can be controlled to fractional micron accuracy; and
- 6) when used for PN junction or oxide/nitride groove
 20 formation, the chemical composition profiles and, in particular,
 critical PN junction grading, can be of any selected shape,
 rather than only the exponential or erfc grading obtained with
 thermal diffusion, respectively for limited or infinite surface
 diffusion source by thermal diffusion.

sibley in pat. No. 3,326,176 already disclosed "writing"
with ion means of selected mass. Recent developments allow the
exact positioning of single atoms on a substrate. In 1999,
Cornell University researchers observed atomic bonds by
combining scanning tunneling microscope with vibrational
spectroscopy. This technique makes it possible to individually
move atoms or molecules to create very small structures. The
scanning tunneling microscope won the Nobel prize and has become
the standard worldwide submicron "tweezers" used to sculpt
nanotechnologically atom by atom. Using atomic force microscopy,
letters of single atoms have been written on silicon substrates.
Conferences on manipulating single atoms into precise positions
and other related topics such as atomic-layer CVD and molecular
atomic spectroscopy are common these days.

A very brief review of commonly used electronic materials is also in order. The semiconductor transistor structures that we know today have been built on four basic materials: silicon at the base, silicon dioxide as an insulator, silicon nitride for the sidewall, and aluminum for interconnect. These and other electronic device materials vary greatly in electrical resistivities. The resistivities of metals such as Al, Cu, Au, and W are in the range of 1-10 microohm-cm, those of insulators such as diamond, glass, and quartz are 10 to the 10-18 ohm-cm. Semiconductors, such as Si, Ge, diamond, SiC, and InP, have

resistivities that lie in between metals and insulators. doping by thermal diffusion or ion implantation, a semiconductor can have very low resistivities close to metals, to remain as a semiconductor, or to have very high resistivities close to insulators. In the last case, the valence and conduction bands of the perfect silicon is totally filled. There are therefore no electrons or holes that can be accelerated, and no current can flow. A perfect or intrinsic crystal of silicon acts, therefore, as an insulator useful for metal-oxide-semiconductor (MOS) or, broadly, conductor-insulator-semiconductor (CIS) devices.

That such a practically useful MOS or CIS device is possible can be seen as follows. Conventional MOS devices sold by the millions or billions have gate oxide layers which actually are not pure silicon dioxide layers at all. This is because the oxide is in-situ thermally oxidized from, or ionimplanted into, not a pure silicon substrate, but an impure silicon substrate containing at least parts-per million (ppm) or parts-per-billion (ppb) of impurities such as Al, Na, Fe, Mg, 20 Ca, P, B, As, Sb, O, N, and the like. The so-called "silicon" used to produce the oxide is actually a complex silicon alloy of many unwanted chemical elements. The "silicon dioxide" formed on this impure silicon alloy is also actually an impure silicon oxide compound containing various insulating, semiconducting, or even conducting oxides of different metals or metal alloys in varying proportions. Nevertheless, such an impure silicon dioxide material form extremely useful gate or field oxide layer materials on all the billions of existing "silicon" integrated circuit devices.

As shown above, an intrinsic silicon material is often an insulator. Depending on its purity, a practical intrinsic silicon material can be sufficiently electrically insulating, in comparison to or when used in combination with the usual p-type "silicon" substrate and n-type "silicon" pockets, to form the gate or field oxide layers of a practically useful MOS or CIS device. As will be shown shortly, such as intrinsic silicon MOS or CIS device is, at least as to environmental resistance, distinctly much better than the conventional MOS or CIS devices, even though they may be less pure and, thereby electrically more leaky.

The use of intrinsic silicon to replace the common field oxide isolating groove was disclosed on September 23,1968 as Fig. 3 in Li's application Ser. No. 154,300. Such a groove was first claimed in Li's applications Ser. Nos. 08/483,937 and 08/483,938, both filed June 7, 1995. I hereby incorporate by references these three prior Li applications into this application.

In these two and all the intervening applications, the

20

intrinsic device of Fig. 3 is shown to have an isolating silicon groove 32, formed into the top surface 33 of a slab or wafer of intrinsic semiconductor material 31 (Fig. 3a). This is followed by downward n-type diffusion from the newly grooved surface 32 to produce: 1) the n-type diffused region 35; 2) an upward p-type diffusion from the planar bottom substrate surface 34 to produce the p-type diffused region 36; 3) the newly formed PN junction region 37 surrounded on all its periphery by isolating intrinsic silicon; and 4) the remaining intrinsic isolating slab 31.

The same slab may be alignedly grooved on both the top and bottom curved surfaces 33 and 34, respectively (Fig. 3b). Next, n-type and p-type dopants are diffused in, from the new top and bottom surfaces, 32 and 34, respectively. The result is a top n-type layer 35, a bottom p-type diffused layer 36, an intermediate striped or pan-cake type PN junction region 37, and the remaining intrinsic isolating material 31.

In both Figs. 3a and 3b, the PN junction region is formed well inside the slab and is completely surrounded by and buried in the electronically inert material 31, without ever being contaminated by atomic or micron-sized dust particles. The same PN junction region can be planar or curved, depending on the shape of the isolating groove and surface concentration of the diffusing n-type and p-type dopants and diffusing times. See

applications 08/483,937 and 08/483,938.

Specifically, in the device of 3a, the downward diffusion of the n-type dopant from the grooved, top cylindrical surface 32 forms in the inert "intrinsic silicon" material 31 a n-type 5 diffusional front (ndf) shown in a broken line in Fig. 3a. This diffusion front is generally concentric with the cylindrical grooved surface 32. The upward diffusion of the p-type dopant from the planar bottom major surface 34 in Fig. 3a forms a generally horizontal and planar p-type diffusional front (pdf) also in a broken line. This p-type diffusional front (pdf) is also shown as broken straight line, parallel to the planar bottom substrate major surface 34. The PN junction region 37 must form where n-type and p-type dopant concentrations in the initially intrinsic wafer are substantially equal, below the generally planar p-type diffusional front but above the generally cylindrical n-type diffusional front. The PN junction region must be curved because the cylindrical n-type diffusion front 35, fixed at its left and right terminalting at equally ntype and p-type doped points in the vertical cross-sectional 20 curve of Fig. 3a, is merely pushed up and flattened by its interaction with the planar p-type diffusional front. Because of the flattening, the PN junction now is flatter than the original n-type cylindrical diffusion front, i.e., having a larger radius of curvature than the cylindrical front, because

of the flattening p-type dopant diffusion.

The PN junction region in Fig. 3a has a tiny and flat central horizontal portion that continuously extends sidewise and monotonically curves up from the central horizontal portion. This is so because both the n-type and p-type curved diffusional fronts have horizontal tangents at their respective central flat central horizontal portions. This sidewise extension terminates at its right edge portion to have a substantially positive slope in a first quadrant, and also at its left edge portion to have a comparably substantial but negative slope in a second quadrant.

The p-type diffused material from the substrate has a planar p-type diffusional front (pdf) parallel to the bottom major surface 34 of the intrinsic device shown in Fig. 3a. In a first cross-sectional plane oriented normally of the bottom major surface 34, a left part and a right part of the PN junction region 37 are nonplanar, and substantially symmetrical to each other with respect to another cross-sectional plane oriented normally of both the bottom major surface and the first cross-sectional plane. The left part and a right part of the PN junction region 37 has both a curved top surface and a curved bottom surface. Each set of the two top or bottom curved surfaces are symmetrical to each other with respect to another vertical cross-sectional plane.

Also, in the first vertical cross-sectional plane, a left

part and a right part of each of the p-type diffused material 36, n-type diffused material 35, and undiffused, still intrinsic material 31 have prespecified varying thicknesses are substantially symmetrical to each other with respect to a second vertical cross-sectional plane normally of both the major bottom surface 34 and the vertical cross-sectional plane. In addition, both the top and bottom major surface of the n-type diffused material 32 and 35 respectively, the top major surface of the p-type diffused material 36, and the top and bottom major surface of the PN junction region 37 are all curved in the respective entire portions thereof. The device of Fig. 3b has quite similar but not exactly the same features as to the n-type and p-type materials, the remaining intrinsic semiconductor 31, and the PN junction region 37.

For forming the new gate layer of this invention, a laser system can be used. The integrated circuit device of Fig. 4 has a p-type silicon substrate 41, on which there are adjacent but laterally spaced-apart n-type silicon pockets 42. PN junction regions 43 are formed where the n-type semiconductor pockets 42 contact the p-type substrate 41. Two adjacent silicon pockets 42, respectively a source and a drain regions, are laterally spaced apart by a prespecified gate length (e.g., 10-100 nm) on a top surface of the substrate in a gate area. For extreme dynamic resistance, both the substrate 41 and pockets 42 may be

nearly intrinsic silicon material, respectively slightly p and n-type doped. The gate area has a length roughly the same as, but slightly greater than, the prespecified gate length to minimize leakage. In one embodiment, the gate layer can be an oxide/nitride or even an intrinsic silicon material. This intrinsic material can be an equally n-type and p-type doped silicon leaving few uncompensated dopants producing a electrically inert silicon material.

The gate layer 44 may be formed with such a material in such a structure as to be sufficiently yieldable or flexible to minimize effects thereon of thermal mismatch stresses between varying materials of the contacting substrate, pockets, and gate lead. This design significantly improves the performance and reliability of the semiconductor circuit device. With this improved gate layer, the useful life of the old silicon dioxide/nitride material may be extended further into smaller devices.

A pulsed laser system may be used to form this gate insulating layer of an intrinsic silicon. One may use, for example, a 1.5-KW carbon dioxide laser from Convergent Energy, a Q-switched 10-W system from Spectra Physics, or a 3.9 kW to 400-W-average pulsed Nd:YAG laser from Lumonics. The gate layer 44 of the substantially electrically insulating, intrinsic silicon material is centered on the gate area, as shown in Fig. 4, but

laterally extending slightly past edges of the pockets to prevent leakage.

The critical gate layer of the transistor should, of course, be as perfect and tenaciously attached to the substrate 5 as is possible and practical. With the conventional straight gate layer design, neither perfection nor tenacity is possible. When a very thin, flat, and imperfect gate layer 44 of material A (e.g., SiO2) is attached to a flat, much thicker substrate 41 material B (Si), the thin, imperfect gate material A always fails when the transistor is thermally cycled due to repeated switch-on and off. This is so regardless of any practical combinations of materials A and B, and generally regardless of how the two materials are formed. Material B is simply too thick compared to the much thinner and therefore more fragile and defective material A so that the same inevitable thermal mismatch stress simultaneously applied onto both materials always fails the much thinner and more defective material A, and The thin gate material A will fracture into many small pieces. A thicker flat gate layer of the same material A, if inadequately chemically or metallurgically bonded and not simply physically attached to material B, still fails by peeling or flaking off as larger pieces. These universal failure modes have been repeatedly observed in the semiconductor and other industries.

20

Four solutions to this combined thermal and thickness mismatch problem are possible:

- selecting materials A and B to be as close in chemical composition as possible minimizing differences in thermal
 coefficients of expansion in the first place;
 - 2) using a gate or field layer material so thin and flexible as to yield and relieve mismatch strains and stresses;
 - 3) forming a curved gate or field layer material which minimizes thermal mismatch stresses through curvature-related stress-relieving mechanisms explained elsewhere and also to be explained shortly; and
 - 4) perfectly chemically or metallurgically bonding materials A and B. This invention uses all these four methods.

Solution (1) is self-evident. Solution (3) will be more fully explained shortly in the formation of the new field insulation layer. For solution (4), please refer to with reference to U.S. Patent 5,874,175. This patent discloses techniques to perfectly and strongly bond two materials with widely different coefficients of thermal expansion, even over substantial or large areas and with very thin bonding layers. To understand solution (2), one should briefly review interaction forces between two neighboring atoms. According to the commonly used Leonard-Jones atomic model, the forces between two neighboring atoms have two superimposed force components: a

far-field attractive force which increases with the sixth power of the distance between the atoms, and a near-field repulsive force which increases with the twelfth power of the distance between the atoms. When the two atoms are far apart, repulsion is negligible. When nearby, repulsion is predominant. When the atoms are in equilibrium, the attractive and repulsive forces must be equal to a common equilibrium force.

According to this atomic model, an atomic chain or sheet a few Angstroms in diameter or thickness for silicon can easily bend or flex enough to accommodate any thermal mismatch strain. The bending occurs when one or both atoms simply rotate around its neighbor without changing the distance therebetween. There is therefore no work done or energy consumed, since both the repulsion and attractive forces depend only on the interatomic distance, which is constant. Nor are there any gain or loss of energy, due to either the attractive force or the repulsive force component. This has been observed even in "brittle" materials such as oxide ceramics.

Note that the attractive and repulsive forces decrease continuously, not abruptly. There should be no abrupt breaks or failures in the atomic chain or sheet as we usually see on the conventional stress-strain testing curves. The abruptness results from force interactions among billions or more atoms.

To bend a wire or sheet of only 0.1 mm thick, for example, an

atom at the center of the wire or sheet may, if free, still rotate around its nearest neighbors with little strain, stress, or work done. But the atom at the periphery is spaced some 100,000 atoms away from the central atom or atoms. The strains at the peripheral atoms, multiplied by the Young's modulus, are much greater than any tensile, shear, or even compression strength of the material. Also, about 10 to the 11th power atoms must be simultaneously involved requiring extensive plastic deformation work and energy loss.

Li's patent 4,690,714 also gives 3-D optoelectrical devices. But the '714 and this invention are patentably different because: 1) the '714 devices generally have component sizes of 1 or 2 microns, or orders of magnitude larger; 2) The photon-generated carriers are pushed through the impurity atom 56 to be monitored not one at a time, as in the device of this invention; 3) While it is possible in the devices of the '714 patent to be smaller than 1 or 2 microns by, e.g., splat cooling, the smaller components would lose size and shape uniformity and even crystallinity, becoming practically useless; and 4) The location and size of the components are not accurate to fractional microns, and certainly not atomic sizes.

As shown above, the gate layer is the most critical part of the MOS or CIS device. Further, serious problems still exist. Some of the prior patented techniques are useful here to improve the new gate layer. Specifically, Li in patents 3,430,109 and 3,585,714 disclosed that a rounded or curved insulating oxide material groove (Fig. 2) lessens the splitting forces on the neighboring silicon material because the insulating oxide

material has a blunt, rather than a sharp tip or bottom. There is no notch effect. A centrally rounded silicon pocket thus lessens the splitting forces on the neighboring silicon oxide material by, among other things, eliminating the notch effect.

With rounding, the mismatch stresses and strains between silicon and other conductive contacting metals, and the adjacent insulating oxide or other gate layer vary more gradually, not abruptly, near the rounded or curved bottom, due to curvature effects. These stresses are smaller on a curved adjoining surface than on a flat adjoining surface.

When material A is attached, or joined, to a material B at a flat interface, severe interfacial mismatch stresses and strains always exist due to temperature, dynamic condition, or volume changes in in-situ compound formation. Failures are then likely or possible due to, for example, deboning of materials, poor or loss of electrical contact, fracturing of the thinner and weaker material into many pieces, and peeling of the thinner and weaker material. With flat interfaces, no mechanisms exist to relieve or reduce the mismatch stresses.

The situation is different with a rounded interface.

Rounding provides one or more mechanisms of stress relief.

Being very close to critical PN junction regions, a flat bottom of the oxide insulating groove often causes mechanical and subsequent electrical failures. With a rounded bottom interface having zero bottom width, the stresses and strains are zero in the lateral direction at the zero-width bottom. Also, stresses and strains are minimum and symmetrically distributed when the rounded bottom is symmetrical with respect to a longitudinal bisecting plane thereof. Symmetrical stress and strain distribution insures that failure can equally occur on either side. That is, there is no weaker side so that the entire device is stronger overall.

The new gate layer of the invention can be formed by laser fusion. The layer must have blunt and curved or rounded edges, with smooth surfaces due to atomic forces exhibited as surface tension. As shown below, fusion and solidification maximizes chemical purity, mechanical strength, crystallographic perfection, and even oriented grains for maximum strength and thermal or electrical conductance in a preferred direction. The laser remelted and resolidified gate or field layer is an extremely thin layer with a smooth bottom surface and no rough edges. It should be curved according to this invention. It may have a constant thickness across its lateral dimensions, to terminate at zero thickness at its peripheral edges. The new

gate layer has a horizontal, rounded oxide bottom. The thermal mismatch stresses and strains normally of the gate layer must also be zero at the gate periphery. The new gate layer is not flat, but curved like a soft pancake in a bowl. The mismatch stresses and strains are smaller on the curved pancake surface than if the pancake were flat. The horizontal mismatch stresses and strains at the rounded bottom of the gate layer must also be zero, because the pancake gate layer has zero bottom width at its center. Further, these stresses and strains are symmetrical with respect to any vertical cross-sectional plane centrally bisecting the pancake gate layer.

Instead of being laser-formed, the gate layer may be a thermally grown-in oxide or nitride, an ion-implanted oxide or nitride; an ion-implanted intrinsic semiconductor gate layer of Si, Ge, GaAs, Inp, SiGe, or other semiconductor gate layer with very few uncompensated dopants to thereby behave like an intrinsic semiconductor layer or at least an substantially insulating layer relative to the p-type substrate and n-type or n-type pockets. But thermal oxide growth provides no atomic surface-smoothing by liquid surface tension, nor material purification by melt freezing or zone melting. Still, these thermally grown oxide or nitride layers are not only relatively electronically inert and insulating to make useful CIS devices, but also are unetched, uncut, and otherwise similarly

unmodified. This condition preserves the as-formed metallurgical continuity. Metallurgical continuity or, even better, microscopically perfect and continuous, graded bonding of the new gate layer to a substrate below and the gate metal lead above giving perfect device structure, continuity, and repeatability. "Microscopically perfect bonding" means that the components of silicon and its oxide or nitride are bonded with a substantially 100% dense, bonding region which is metallurgically defect-free, i.e., with no visible microcracks even at 1,000 magnification.

The "Ceramic Composite" patent No. 5,874,175 discloses various ceramic bonding techniques to bond dissimilar materials including oxidized metals and ceramics. The methods can handle highly mismatched materials over substantial or large sizes. Miniaturized semiconductor circuits by definition are small in sizes. But here extremely high reliability and zero defects must be insured. In air, silicon is known to immediately form an oxidized surface layer of about 18 Angstroms in thickness. The disclosed techniques can produce reliable but sub-micron thin bonding layers to metals or ceramics, enhancing device and interconnect miniaturization. Properly done, the bond strength can even be more than both of the two bonded materials. Generally, metals are the stronger material, while ceramics, oxides, or intermetallics such as silicides the weaker

materials. However, with selected bonding techniques, the weaker materials can be surface-strengthened to be even stronger than the unbonded material itself.

These dissimilar material bonds are metallurgically perfect, without voids, cracks, and other crack-initiating defects visible at 1,000 X magnification. These bonds can, if needed, also selectively withstand 500, 630, 800, or 950 degrees Centigrade. These temperatures are sufficient for the bonded assemblies to withstand any subsequent device processing procedures or service requirements, even for SiC or diamond devices. These bonded material regions are different in structure, mode of operation, and results from the usual chemical or physical deposits, filled-in organics, and flowed-on polymers, and spinned-on or painted-on oxides. In these later materials, there is inadequate, or even little, atom-to-atom fusion or liquid diffusion bonds which make the deposits very strong.

The above techniques for forming the gate layer can also be used for other parts of the CIS device. For example, extremely thin, curved field layers of COS devices can be similarly formed by, e.g., laser, to electrically isolate one semiconductor region to another. This will be disclosed in more detail later.

Besides mechanical strength problems, a non-perfectly bonded material layer with voids and microcracks gives problems

of high boron penetration and leakage current, low breakdown voltage, and poor device performance, reproducibility, yield, reliability, and resistance to the ambient particularly as to moisture. The importance of perfect materials bonding in microelectronics is thus evident.

As indicated above, a flat, very thin gate layer can not remain perfect after bonding, particularly after improve perfect bonding, when subjected to any significant stresses and strains. The flat surface provides no stress or strain-relief mechanism, and the very thin layer has little strength to withstand even minimal thermal, dynamic, or volume change mismatch stresses. The very thin flat layer must fracture into many pieces destroying not only its mechanical integrity but its useful electrical utility. The curvature here is necessary to provide a number of stress-relief mechanisms. Such a curved gate layer can be provided in the same laser processing step, as shown below.

metal lead above insures stable and reliable electrical

contacts. A gate layer perfectly bonded to the substrate alone
is not sufficient. The gate layer must also be prepared by a

proper metallizing on its top surface for its perfect bonding to
a conductive gate electrode. A conductive gate electrode formed
of an electrically conducting material is generally centered on

the gate area to control flow of electronic carriers from one of the two semiconductor pockets to the other, i.e., from source to the drain. The top bonding of the gate layer is as equally important as the bottom bonding. The above-mentioned 5,874,175 bonding patent pays particular attention to microengineering the oxide-silicon interface to achieve mechanical and electrical perfection and thermochemical stability. In this way, the bonding strength does not decrease with time during service, as generally observed. High interfacial perfection not only enhances mechanical and thermochemical stability, but also device performance including enhanced dielectric constants.

Useful interface microengineering techniques disclosed in the '175 patent include: replace failure-initiating oxide or silicon surface voids and microcracks with mechanical, thermal, and electrical strengthens; material purification and dielectric enhancement, grain refinement and preferential orientation to facilitate thermal and electrical conduction, and functional composition grading to meet a specific service requirement.

Unidirectional cooling can produce, if needed, columnar

grain growth. The anisotropic grains in the bonded regions are
highly beneficial to achieve bonds with preferred direction of
mechanical strength and thermal or electrical conductivity. The
bonded regions then have refined, purified, and burned-in gate
layer materials with unique and repeatable mechanical and

electrical properties. The uniformity results because the columnar grain growth is from a liquid melt in which materials diffuse at a liquid diffusion rate of about 0.0001 cmxcm/sec or about 10 orders of magnitude larger than solid-state diffusion rates. Chemical composition or composition profiling, grain sizes, and mechanical properties are therefore more reproducible. Further, a unidirectional cooling and freezing in a direction normally of the gate layer takes place, and the dielectric material is purified according to William Pfann's unidirectional temperature-gradient zone melting process (Wiley, New York, about 1950), as shown elsewhere. This zone-melting process achieves at least an order of magnitude in material purity.

phase diagram achieves additionally orders of magnitude in purification based on the segregation coefficient on the relevant alloy phase diagram, as shown immediately below. A silicon melt containing either Fe or Co, for example, has a segregation coefficient of only 0.000,008. The silicon layer is therefore purified by over 125,000 times by simply directionally freezing only once, or by over 15,600,000,000 times by directionally freezing twice. Similar purification results if the silicon dioxide layer is temperature-gradient zone purified, and the vastly improved dielectric constant on rapid laser

heating followed by directional freezing.

Proper melting and freezing is by far the fastest, simplest, and most cost-effective way to produce high-yielding, high-quality semiconductor devices. It is not coincidental that years ago the best transistors and diodes are made only by melt growth processes.

Applied to the gate layer formation, the melt growth process of the present invention also is the simplest, fastest, and most cost-effective method of producing high-quality gate layers. Most specifically, the new gate layer material can be the purest, most defect-free, crystallographically perfect, uniform, with the thinnest but strongest grain or subgrain boundaries, and the exact desired dielectric constant. The subgrains can be substantially uniform in width or size and length.

In integrated circuit manufacturing, the more complicated the device materials and production process, the lower the yield and the higher the final cost. Also, to achieve submicron accuracy, thermal expansion and contraction must be controlled and compensated in all directions. During the over hundred of integrated circuit processing steps including the critical gate placement, oxide formation or reflow, and cooling, the more and less pure the device materials, and the more and complicated processing steps, the inferior the device qualities and yield.

The formation of the new gate layer, particularly with a laser, gives at last a multiple of the following important features:

- 1) The laser heating melts the gate layer material and smooths the top and the more critical bottom surfaces by an atomic surface-smoothing mechanism, i.e., atomic surface tension forces applied on a free melt surface unconstrained by rough solid surfaces. This achieves minimum roughness on both the top and bottom dielectric surfaces. As shown above, a thin, smooth gate dielectric surface with very small channel length leads to improved transistor performance. Since Si and SiO2 differ significantly in thermal conductivity and surface reflectivity, a laser heating process can be designed as to pulse speed, power, and duration to melt a surface layer of SiO2 without significantly affecting the underneath silicon substrate;
- layer by sub-layer, from the bottom surface up purifies the gate layer material not only greatly reducing impurities, inclusions, stresses, defects, but improving insulation, mostly and precisely at the critical bottom surface facing the substrate. As shown, the first solidified sub-layer, closest to the substrate, has the most purified dielectric material. For example, Fe, Co, Zn, Au, Cu, In, Bi, Ga, Al, As, Sb, Li, and B respectively have distribution coefficients in freezing silicon

of 0.000008, 0.000008, 0.00001, 0.000025, 0.0004, 0.0004, 0.0007, 0.0080, 0.002, 0.023, 0.3, 0.01, and 0.8, according to CRC Handbook of Applied Engineering Science, Ed. R.E. Bolz and G.L. Tuve, Cleveland Ohio 1970, pp 206-207. The purification factors for this list of elements are, respectively, 125,000, 125,000, 100,000, 40,000, 2,500, 2,500, 1,428, 1,250, 500, 43.5, 3.33, and 1.25. Except for p-type dopants As, Sb, and B, a single freezing purification is generally sufficient. If not, the process may be repeated by pulse heating the resolidified layer to purify a second time achieving combined purification factors of up to 15,625,000,000 times. Even a third or more time of freezing purification may be applied, especially with intrinsic silicon containing low-segregating dopants As, Sb, and B;

may be removed by laser evaporation or sputtering, leaving a very thin melt layer (e.g., 0.1 micron down to 1-2 atomic layers) of zone-refined material of, e.g., pure SiO2 with very high dielectric constant, to freeze into a concavely curved depression when looked from the top, with a thin, matchingly curved gate dielectric layer thereon. This zone-refined and purified curved gate layer has exceptional bottom smoothness and minimum microcracks, voids, inclusion, and stresses. As shown, the curvature minimizes mismatch strains and stresses due to

thermal expansion, density differences, or volume expansion to form SiO2 from Silicon;

- 4) Microsecond, nanosecond, picosecond, or even femtosecond pulsed laser heating instantly heats up a very superficial top layer which splat or nearly splat cools the bottom surface of the molten layer with extremely short solidification cycle. Such fast solidification gives very little time for grain growth. Extremely fine grains with minimal grain boundary thickness therefore result. The fine grains again produce the desirable, smooth gate dielectric facing the substrate. Note that the laser pulse heating is so fast that it can heat up and melt refractory oxide (e.g., SiO2 melting above 1300C) without melting or damaging the dopant diffusion profiles in the substrate silicon;
- automatically feed-back controlled, so that the molten material freezes into solidified elongated grains or even single crystallites. These crystallites consist of extremely purified dielectric material of, e.g., SiO2, and have very thin,

 mechanically perfect grain or subgrain boundaries forming excellent gate layer materials. Following the direction of heat extraction, cooling from the heating can be unidirectional normally of the local bottom gate layer surface. These conditions produce excellent dielectric grains oriented in an

ideal direction for maximum thermal and electrical conduction through the gate layer;

- 6) By flexing, the thin curved gate layer eliminates thermal and dynamic mismatch stresses and strains providing a perfect gate layer without microcracks which cause unwanted instabilities, leakage currents, and boron penetrations; and
- 7) The laser heating produces a molten gate material which promotes a metallurgical bond, continuously across the entire contact interface, without insulating voids or microcracks visible at a magnification of over 1000 times. Such good bonds insure that the gate layer sticks to, or stays in place onto, the substrate. guaranteeing reliably good electrical contacts. As shown elsewhere, melt growth purifies and strengthens materials, forms crystals of uniform shapes, sizes, and heights, and even with very good crystallinity and microstructure. fact, each of the melt-grown grains may be a perfect single crystallites with controllable orientation for specific electrical, thermal, optical, or other purposes. The bonding of the gate layer to the substrate generates a wide, liquid-20 diffusion graded bonding interfacial region therebetween to reduce the thermal stress gradient across the interfacial region thereby minimizing stress-induced carrier mobilities changes. more perfect bonding is possible by using a solution metallizing and bonding method given in, e.g., U.S. patent No. 5,874,175,

without appreciably increasing the gate layer thickness. The solution metallizing method has already been successful to join practically all ceramics including: silicon dioxide, silicon nitride, silicon carbide, and diamond. A perfectly bonded gate layer enhances the circuit yield, performance, stability, reliability, and life.

Gate layers on present MOS devices are already quite useful, except as to reliability and reproducibility in very fine devices. Hence, not all the above seven beneficial qualities produced by the new laser processing method, i.e., atomically surface-smoothed, purified material, extremely thin gate layer; grain-refinement, flexibility, and perfectly bonded, need all be present on a give device. In any case, one should use as few processing steps as possible if fairly good yield is already obtained with one or two new features of the invention.

Other material processing methods may also be used instead of laser. For example, focused electron beam may be used for the heating. Laser, electron, and other energetic argon particle bombardment may be used to remove material for forming the depression with curved walls. Chemical-mechanical polishing (CMP) methods are also useful to form the curved depressions or to produce extremely thin gate layers. Ion implantation can produce ultra-fine regions of insulating, conducting, and semiconducting materials even inside the semiconductor. In

particular, multiple ion-implantation steps may be employed to introduce p-type or n-type dopants, oxygen, nitrogen, and other foreign atoms precisely into the silicon substrate. The required implanting voltage may vary from 1 megavolt, 100 kilovolts, 10 kilovolts, to less than 1 kilovolt. Under an implanting voltage of one megavolt, oxygen and nitrogen can be introduced into silicon host to a depth of 1.7 +/- 0.13 and 1.87 +/- 0.12 microns, respectively. That is, accuracy of the implanting depth was already less than about 0.13 microns some 30 years ago.

Properly focusing the laser beam can be 20-40% smaller than gate gap width but still with enough power to remove the molten gate layer material produces a concave (looking from the top) groove or depression covered with precisely the required amount of very thin gate layer material of 3-40 Angstroms. It has been found that neutralizing many of the photons in the laser beam facilitates the focusing to a smaller size. Similarly, ion beams may be neutralized by electrons to achieve similar results.

Precision silicon removal by laser achieve two unique effects: a) thin layers of even brittle ceramic materials such as silicon dioxide, become flexible and can tolerate much greater thermal mismatch stresses and strains with microcracking or void formation, maintaining the exacting desired properties

of the gate layer material; and b) a concave curved groove surface can resist thermal mismatch stresses by neutralizing the mismatch strains, through a curvature-related stress-relieving effect as shown above.

A rounded insulating gate material groove lessens the splitting forces on the underneath silicon substrate layer because the groove bottom has a blunt, rather than a sharp tip or bottom. There is therefore no notch effect. The mismatch stresses between silicon and the insulating gate layer vary gradually, not abruptly, near the rounded bottom where the PN junction is, due to curvature effects. These stresses are smaller on a curved adjoining surface than on a flat adjoining surface. In particular, the stresses are zero in the lateral direction at the bottom if the bottom has a zero width, and minimum and symmetrically distributed when the rounded bottom is symmetrical with respect to a longitudinal bisecting plane thereof. The zero bottom width and symmetrical depression shape can be met by proper laser focusing procedures.

The laser melting of the gate layer provides an atomic

surface-smoothing process to achieve a liquid-smooth surface on
a lower surface of the gate layer facing the substrate. When
molten, the gate layer material has atomic surface tension
forces on the melt surface to produce the liquid-planar, lower
gate layer surface.

As shown above, the laser beam is focused to such a beam size with such a power density profile to remove a selected part of the melt material by material ejection or evaporation thereby forming a concave depression containing the remaining melt 5 material. Rapid or splat cooling of the molten gate material produces ultra-fine solidifying grains further smoothing a lower surface of the gate layer. In addition, progressively solidifying the melt material from the bottom up purifies the solidifying the melt material, according to a phase diagram of the gate layer material. Most material purification occurs precisely at the lowest or first-to-freeze layer closest to the substrate to thereby have the best gate material properties including the highest electrical insulation properties thereat. Generally, a single melting/solidification/purification process is adequate. When needed, remelting the solidified gate material and repurifying the remelted gate material may be done to achieve further material purification for additional improvement in the electrical insulation and other properties of the gate layer. The laser melting and resolidification process also gives a gate layer material which is thoroughly aged by 20 liquid diffusion. This gate material is fully compatible with silicon at the interface, and can tolerate further silicon processing and temperature cycling.

The focused laser beam additionally gives a curved

depression designed to reduce substantially the thermal mismatch stresses through a curvature-related stress-relief mechanism.

Generally, the gate layer should have a concave shape when looked from a point above the gate layer, with a radius of curvature of less than 0.5 microns or less than fifty times thickness of the gate layer.

The gate layer should be so thin as to be flexible relieve thermal mismatch stresses through flexing thereof. It should be no more than about 0.1 micron thick. One to three atomic layers may be the minimum. The gate layer should be of a size to make the gate width very small, such as less than 0.30, 0.20, or 0.10, 0.01, down to 0.001 microns, to thereby reduce the thermal mismatch stresses, which are proportional to the gate width.

In one embodiment, the gate layer has substantially the same material as materials of both the pockets and the substrate, and consists essentially of silicon, with up to less than about 10 ppm of impurities. Practically all the impurities are compensated, leaving few free electrons or holes to conduct electricity. Because of the practically the same composition, the gate layer, the substrate, the pockets, and even the gate lead all have substantially the same coefficient of thermal minimizing thermal mismatch stresses. All the essential device materials in these new devices also have practically the same

density, minimizing dynamic stresses due to vibrations, impacts, and high accelerations and decelerations. This can be seen as follows: Silicon has a density of 2.33 g/cc. Dopants such as P, B, As, Sb, Al, ... are unimportant because of their insignificant ppm or ppb ranges.

silicon dioxide and silicon nitride have densities of 2.33 and 3.17, very close to that of silicon. But not Al, Cu, Ge, Au, Ag, Ta, Ti, Hf, W and Zr materials used for contacts and interconnects. These contact materials have densities of 2.70, 8.96, 5.32, 19.3, 10.5, 16.7, 4.54, 13.3, 18.3, and 6.51 g/cc, respectively. When the semiconductor circuit is accelerating at 1 gravity level (G), there is a differential inertia force of 2.70-2.33 = 0.37, 6.63, 2.99, 17.0, 8.17, 14.37, 2.17, 11.0, 17.0, and 4.14 G acting on the Si-metal assembly to break it up by tension or shear. The G-levels to cause tensile or shear failures in the silicon or silicon-metal interface can therefore be predicted by using the relevant tensile or shear strength of silicon relative to that of the particular metal.

As an example, at 10 G, both W and Au with the about same

20 density of 19.3 are exerting on the Si-W or Si-Au interface to
tear it apart with a force of 17.0 x 10 x 980 = 167,000 and

107,800 dynes, respectively. The bond between silicon and other
contacting metals in the silicon circuit is often merely
physical and very weak. Yet, this bond, which governs the

performance and reliability of the integrated circuits, can easily break up on conventional circuits under the acceleration or deceleration forces. The new gate and field layers of this invention, particularly when metallized and bonded according to 5 patent No. 5,874,175, uniformly or 100%, metallurgically with no voids or cracks, ensuring their permanent bonding reliably to the substrate. These new gate layers are therefore resistant to environmental conditions particularly G forces occurring during shock, impact, vibration, and rapid acceleration and deceleration.

Si (density 2.33) integrated circuits containing only intrinsic Si as insulators, semiconductors, conductors, and other essential device materials are the most resistant circuits to dynamic forces, because the components materials, Si and intrinsic Si, have practically the same density differing at most by the presence of only ppm or ppb of impurities. Si circuits containing silicon dioxide (2.334) insulators have density differences of only 0.004g/cc or 0.172%; while Si circuits containing Al (2.70) conductors have a density 20 difference of y less than 16%. Silicon circuits containing the nitride (3.17), Ti (4.54), Ge (5.32), and Zr (6.51) have a density difference between its component materials of less than 36.1%, 94.8%, 129%, and 180% respectively.

Using a single silicon material for the p-type pocket, n-

type pocket, isolating region, gate layer and gate lead materials achieves the best dynamic mismatch stresses and The resultant circuits are extremely resistant to strains. environmental impacts, vibrations, and large or rapid accelerations and decelerations. Even using materials with densities of no more than 10, i.e., Al, Cu, Ge, Ti, Hf, and Zr, will significantly improve the device's resistance to dynamic mismatch strains and stresses over current devices.

Any dopant changes in the pockets and substrate material due to the laser processing may be corrected by ion implantation of the proper dopants such as P, Sb, As for n-type and Al and B for p-type silicon. The implanting voltage should be no more than a value selected form the group consisting of 100 kilovolts, 10 kilovolts, and 1 kilovolt. Also, instead of intrinsic silicon, doped but nearly fully compensated silicon may also be used for replacement of the gate material. In fully compensated silicon in which the n-type dopants and p-type dopants differ in dopant concentrations by no more than several ppb or less, both the electron and valence bands are nearly 20 completely filled, allowing very few carriers to move therein providing a substantially electrically insulating material, particularly when in comparison to the p-type substrate and ntype doped pockets.

In a similar way, a new field layer electrically isolating

two regions of the same or different conductivity type in an integrated circuit can also be beneficially made of a very thin, flexible electrically isolating material. Here, the semiconductor integrated circuit shown in Fig. 4 comprises: a semiconductor substrate 41 of a first conductivity type, and a semiconductor pocket 42 of the opposite conductivity type on top of the substrate thereby forming a PN junction region 48 at where the semiconductor pocket contacts the substrate. A field layer 47 of a substantially electrically insulating material is formed of a substantially constant thickness throughout its depth or height, except at its bottom where it is rounded to zero bottom thickness or width, e.g., down to one atom thick or wide as shown by the field layer 47 in Fig. 4 or 51 in Fig. 5.

The new field layer starts at a top surface of the surrounding material pockets 46, extends substantially vertically downward pass the entire semiconductor pockets 42 into the substrate 41. This field layer 47 is sufficiently long and deep to reliably divide the pocket into two separate electrically isolated regions. Together with the PN junctions, this field layer physically separates and electrically insulates the two separated and insulated regions of the pocket from each other. The field layer also has such a material in such a structure as to be sufficiently yieldable to minimize thermal mismatch stresses between various contacting materials of the

substrate, separated regions in the pocket, and the field layer. In this way, the performance and reliability of the semiconductor circuit device is significantly improved. The field layer 47 or 51 may be only several atoms thick down to a single oxide molecule or intrinsic silicon atom occupying practically zero chip real estate. At least, it is hundreds or thousands of times thinner than the conventional chip-wasting oxide isolating regions, such as regions 41a through 41d in Fig. 1.

Li's prior solid-state device patents show the use of oxide isolating grooves which have zero bottom widths avoiding the flat portions on prior-art devices and enhancing device miniaturization. Except for a layer thickness of one to several atomic layers, the new field isolating layer 47 of this invention practically eliminate the entire field isolating groove or layer. This new design of the field layer thus saves much chip real estate thereby help achieving the most in device miniaturization.

The new field layer 47 of Fig. 4 or component separating
walls 51-54 in the device of Fig. 5 preferably are curved to
reduce the thermal mismatch stresses through a curvature-related
stress-relief mechanism. Reduced stresses maintains material
integrity of the thin and fragile field layer. The field layer
61 in Fig. 6 has a thickness of 20 down to one or two atomic

layers. The pocket 42 and the physically separated pocket regions have widths from 30 to 1,000 Angstroms. On a horizontal cross-sectional plane, the new field layer preferably has a single circular curve or a multiple sinusoidal curves to combat thermal mismatch stresses and strains, as shown in Fig. 5. The new field layer has a curved shape having a radius of curvature of less than 1.0 microns down to or less than 20 times the thickness of field layer. Being thin, the field layer can flex and yield to relieve applied stresses thereby maintaining its material integrity and electrical utility.

It is desirable to have a thin and flexible, curved or rounded field layer. Because of the extremely thin walls, the curvatures cannot be formed in the vertical cross-sections, but must be on a horizontal cross-section. This is shown in Fig. 5 where a top view of a square CIS of unit size, such as basically the 0.1 micron square, is shown. This device has a perimeter of multiple insulating material walls of oxide or nitride material 1 ion-implanted into, e.g., a silicon substrate of material 2.

An alternative method for forming a thin, flexible, liquid20 smooth, and curved gate layer is as follows. First smooth the
top surfaces of both the source and drain regions by additional
precision chemical etching or CMP with automatic real-time feed
back control. Dopants are very superficially implanted into
these regions in very high concentrations. A very superficial

top layer of each surface may be further smoothed by fast laser or microwave heating to above 1,000 degrees C for less than several seconds, or even to the point of superficial liquidisation and liquid smoothing. Such very rapid superficial heating, applied for a very brief time particularly during heating up and cooling down, achieves additional benefits in producing the highly desired, very shallow but highly activated (or dopant-concentrated and low-resistivity) junction than a longer anneal at a lower temperature. At such high spike heating rates the common statical phase diagrams, which assume that all contacting components are always at complete thermal equilibrium, no longer apply or even relevant. New dynamic phase diagrams must be used. Dopant concentrations much greater than the thermodynamic-equilibrium values are thus obtainable a distinct plus for advanced devices.

The extra thin, flexible, and curved gate layer is then formed on the very smooth top surfaces of the source and drain regions, which are heated for better bonding adhesion, cooled for cleanliness, or both. Again, very superficial heating by fast laser pulses, microwave or both, are used to heat or even melt the very bottom surface of the gate layer. Athermal shock bonding or pressurized welding of the liquid-smooth, curved gate layer onto the top surfaces, with or without the addition of microwave or laser pulse heating.

Fig. 5 shows a generally square-shaped CIS silicon device. Each device has four oxide isolating grooves or walls 51-54 to enclose the CIS device. Each of the grooves has a wall thickness of from 20 down to one or two atomic layers thick thereby occupying negligible chip real estate. Practically all the chip real estate is used for the actual circuit components. The top isolating groove or insulating wall AB 51 is a straight wall of unit length (e.g., 0.1 micron). The right circular isolating groove BC 52 consists of one-quarter of a circle of radius of 0.0707 microns (i.e., one-tenth of one over square root of 2), with an 90-degree arc giving a curved wall length of The bottom circular isolating groove or 0.178 microns. insulating wall CD 53 consists of one-half of a semi-circular wall 53 of 0.500 radius, with a 180-degree arc length of 0.157 microns. The left isolating groove or insulating wall DA 54 has two 180-degree half waves with a radius of curvature of 0.025 microns.

Fig. 5 shows two new mechanisms to relieve the unavoidable thermal mismatch strain between the silicon substrate and the square-shaped device thereon. This strain relief is due to the curvature of the insulating walls or field layers 51-54. When thermal mismatch strain occurs, the small arc length $l = r \times A$ forming part of a side of the device may change in arc length l by delta l to neutralize the strain as follows: delta l = delta

 $(8 \times A) = r$. Delta A + A . Delta r. In the above equation, l is the arc length, r is the radius of curvature of the arc, and A is the subtended arc angle.

New mechanisms of stress and strain relief result because the arc provides mismatch strain relief by automatically changing its radius of curvature r, arc angle subtended A, arc length 1, or all of these variables, i.e., delta r, delta A, and delta 1. That is, at least one of the radius r, arc angle A, and arc length 1 can automatically change, in response to the mismatch strain, to provide a change in arc length 1, i.e., These changes in delta 1, r, or A must all be in such a direction, respectively positive or negative, as to reduce, but never to further intensify the thermal mismatch strain. This is because these changes merely respond to the thermal mismatch strain, and are not the cause or initiator of the thermal strain. Further, the changes in 1, r, and A automatically stops when the residual mismatch strain is reduced by the changing arc so that it can be tolerated in the thin insulating oxide wall of the device.

20 Fig. 5 further shows that for the same unit edge dimension on each of the four sides of the square circuit component, the top straight side, 51 or AB, is the least capable of withstanding mismatch strains. Next comes the right side, 52 or BC, which has the least arc length with minimal capabilities of

changing 1, r, or A. The left side, 54 or DA, has the longest arc length and can best withstand the thermal mismatch strain. The two minute arcs provide more opportunities to change the six variables on 1, r, or A and, finally, the mismatch strain, on this multiply curved side 54 than on singly curved sides 53 and 52.

The thermal expansion coefficient of silicon substrate is a1 = 0.0000027 per unit length per degree Centigrade, while that of the silicon dioxide insulating wall is a2 = 0.0000005 per unit length per degree Centigrade. The difference is 0.0000022 per unit length per degree Centigrade. Hence, raising or lowering the silicon CIS a mere one degree Centigrade produces a thermal strain of 0.0000022 per unit length of the component. Assuming only the Young's Modulus of silicon is operative at 16,000,000 psi because of extreme thinness of the silicon dioxide insulating layer, a 1, 100, and 300 degrees Centigrade change in temperature in a device processing step or service condition generates a thermal mismatch stress of 35.2, 3,520, and 10,600 pounds. A tensile strength of 7,000 psi for silicon 20 dioxide is used in the above calculations, according to Handbook of Applied Engineering Science, Eds. R. Bolf and G.L. Tieve, Chemical Rubber Co., Cleveland, Ohio, 1970, p 138.

Hence, a circuit processing step involving a temperature change of mere 199 degrees Centigrade can fail the thin,

straight oxide layer on the top device edge or boundary AB or 51 of Fig. 5 device. Yet practically all conventional devices having straight square or rectangular edges.

On the other three edges BC, CD, and DA, the conditions are more favorable. There are curvature-related strain and stressrelief taking place as described above and elsewhere and in Li's patents, e.g., 4,946,800. A particularly useful curvature effect can be seen as follows when applied onto the wall BC or side 52. This insulating circular wall has a radius of curvature of 0.0707 microns, and in total extends over an arc of 90 degrees. Any small arc length 1 on this wall can also be represented by: $l = r \times A$. The silicon oxide wall thermally expands less than the underneath silicon substrate. For every degree Centigrade increase in temperature, a thermal mismatch strain of 0.0000022 occurs. If the wall were straight, as in wall AB, a thermal mismatch stress arises tending to fracture the thin oxide wall. With a curved field oxide insulating wall BC, CD, or DA of this invention, the thermal mismatch strain and stress are at least partly relieved through curvature-related relief mechanisms as explained above and in Patent No. 4,946,800.

During in-situ formation of silicon dioxide from silicon via thermal oxidation or ion implantation, the silicon host material undergoes a volume expansion corresponding to a linear

expansion of 29.2%. See pat. No. 4,946,800, col. 5, lines 57-Similar in-situ formation of silicon nitride gives a linear expansion of only 4.3 %, or 6.79 times smaller than that during oxide formation. Hence, in-situ formation from silicon of silicon nitride produces only 14.7% of the mismatch volume strain and stress of those during similar in-situ formation of silicon dioxide, if silicon oxide and nitride have comparable coefficients of thermal expansion. This huge difference at least partly explains the beneficial use of the nitride in place of at least some of the oxide in the formation of the gate layer or field insulating layer. The nitride, or mixed nitride and oxide is, thus preferred over oxide in forming the new gate or field insulating layers in the present invention. For similar reasons, the nitride or mixed nitride and oxide should also have better thermal resistances than the pure oxide.

As indicated above, existing oxide gate layers are very useful. They fail only when extremely thin films are used, mainly due to fractures and leakage or tunneling currents.

Often they don't stay in place or stick to the substrate. The use of extremely and uniformly thin bowl-shaped gate layer with a curved boundary in combination with a symmetrical zero-bottomed width should significantly overcome the high-stress and microcracking problems thereby forming a uniformly defect-free gate layer preventing or minimizing boron penetration, leakage

current, and tunneling electrons from the gate to the substrate through the gate oxide. Merely making the new ultra-thin but perfect, curved gate (and field) layers with minimum channel length or gap size (below 20 or 10 nm) may be already sufficiently improved in device performance and reliability even without the other possible features of this invention such as the atomically liquid-smoothed gate bottom layer of purified, oriented, strengthened or even single-crystalline gate layer material grains as described above.

Making semiconductor integrated circuits is not to achieve scientific perfection, but to rapidly and cost-effectively produce sufficiently good and useful circuits with simple and the minimum processing steps using the least number of processing equipment and device materials. Engineering comprises must be repeatedly made. All relevant technical, financial, and economic considerations must be factored in. Even certain commodity prices, such as of oil, may be an important factor. As a matter of fact, simple minimum processing steps and the least number of processing equipment and device materials in fact invariably lead to higher yield and lower cost, as shown above.

Further, knowing what the desired shape, size, and thickness of the gate layer, methods other than laser heating can be used to achieve at least some of the same results. For

example, starting with a wafer of an intrinsic, p-type, or ntype silicon, one can ion implant dopants, oxygen, and nitrogen to form the needed n-type region or pocket, p-type region or pocket, PN junction, oxide or nitride grooves or layers to submicron, Angstrom, or nm precisions in thickness, location, dopant or oxide concentration profile, conductivity or resistivity, ... With the same starting wafer, thermal diffusion may also be used to achieve similar, but not exactly the same, results.

The 3,585,714 and 154,300 application disclose materialremoving techniques, with automatic feed-back control, to form or prepare for, microscopically precise grooves or regions. "microscopic" in these prior patents, I mean dimensions, radius of dimensions, curvatures, thickness, accuracy originally in the range of 1 or 2 microns. But with the advances of materials science in the past 35 years, the "microscopic" in this invention now refers to 0.5 microns down to about 2 Angstroms or 1 atomic layer. These material-removing techniques often comprise the same old mechanical, chemical, chemical-mechanical-20 polishing (CMP), and energetic or high-velocity particles bombardment with photons, electrons, ions, and protons. These methods are useful in the practice of this invention in the formation of microscopically located gate layers and isolating grooves of any reasonable shape and size, at specific locations

and accurate to submicrons down to about 2 Angstroms or 1 atomic layer. In particular, the 3-D atomic size circuits are accurate to atomic sizes, i.e., about 4 Angstroms. The groove shapes may range from cylindrical, elliptical, and spherical, and conical (pat. No. 3,430,109, col. 2, lines 4-5 and 3,585,714, col. 3, lines 70-72 and col. 9, line 6)in vertical, horizontal (application 154,300 Fig. 4), or inclined forms, and with flat, spherical, rounded, or conical bottoms. This disclosure anticipates at least December 1973 IEEE paper by Sanders et al on V-grooves which are conical grooves disclosed in Li's 3,430,109 patent in September 1965.

Foreign materials, such as O, N, Ge, Si, Ga, B, P, As, CVD Black Diamond, fluoridated silicate glass (FSG) with k = 3.6, and spinned on low-k (k = 2.7) SILK organic material from Dow Chemical in use at IBM) may be introduced into the device into the newly formed grooves, or other selected locations by various processes including ion implantation (O, N, Ge, Si, Ga, B, P, and As), CVD, physical vapor deposition (PVD), spraying, spinning on, plating, ... Some of these added-on material may even form conductive (Al, Cu, Au, Pt, Pd) regions, layers, or leads in, e.g., semiconductors, 9-nm flash memory tunnel-oxide layer, silicon on insulator (SOI) region along side bulk Si, superconductor, magnetic, and optoelectric devices. The conductive materials may be metals such as Al, Cu, W, Ta, Hf,

Zr, and Ti. The material of the isolating regions, grooves, or high-k or low-k dielectric thin films may vary from oxides (Si, Ge, AL, Hf, Zr, Ta, Ti), nitrides (Si, Ti, Al), polysilicon, glass, silicides (Ti, Ta, Zr, Hf, Co, and Ni), and silicates (Hf, Zr).

For example, in the formation of the new curved extra-thin gate layer, the silicon substrate may be, for example: 1) planarized with CMP process; 2) grooved with spherical conical or V-shaped (with rounded cylindrical, or flat bottoms. See pat. NO. 3,585,714:3/57-58, and 9/6 and 16-17) mechanical polishers to form a horizontal concave spherical bowl or vertical deep and narrow hole; and 3) superficially surface nitrided and/or oxidized with ion-implantation. The oxidation or nitridation can be controlled with precision feed-back control to achieve exact ultra-sensitive film thickness control. The feed-back control preferably is aided by real-time sensing with one or more precision electrooptic sensors to sense color, reflectivity, emissivity, surface smoothness, and other thinfilm optical characteristics. Softwares are available to fuse the sensed data in real time to achieve ultra-precision in the control of film thickness and optical, physical, and chemical properties.

As shown above, the field insulating layer of the invention can be extremely thin, from 0.5 microns through 2 Angstroms

(i.e., one atomic layer). In fact, the thinner the better. A single atomic layer suffices. Even randomly or intentionally added impurity atoms are useful to form single-electron devices. But because of this thinness, the field layer is only curved 5 only in one direction, i.e., horizontally. To make this layer curved vertically appears to be hardly practical or possible at present.

However, the gate insulating layer of the invention can also be extremely thin, from 0.5 microns through 2 Angstroms (i.e., 1 atomic layer), with about the same accuracy in lateral dimensions.

The new field insulation layer can also be formed by ion implantation. As shown below, a wave form consisting preferably of multiple sinusoidal curved segments is more effective than both straight line or a simpler curved structures. The wavy or curved structures can be formed by having a wavy movement of the substrate relative to the ion beam. Besides forming oxide or nitride structures, ion-implanting oxygen or nitrogen may form insulating mixed oxide and nitride compounds other than of 20 silicon. Ion implantation may also be used to implant antidopants to compensate existing dopants for forming other useful, relatively intrinsic insulating materials for device applications. When antidopants are used, p-type doping ions are implanted into n-type regions, while n-type doping ions are

implanted into p-type regions to compensate the existing dopants leaving few free electron or hole carriers to improve electrical insulation.

As shown above, under an implanting voltage of one megavolt, oxygen and nitrogen ions can be introduced into silicon host to a depth of 1.7 +/- 0.13 and 1.87 +/- 0.12 microns, respectively. For modern CIS, 1.87 micron field insulating walls are sufficiently deep for practically all applications. Further, the implanted layer can be less than submicrons (e.g., down to a few atomic layers) in accuracy of sizes to minimize chip estate, and be accurate even to several Angstroms in depth, lateral dimensions, accuracies, and chemical composition profiles, as shown elsewhere.

The field layer can be a single atomic layer made of individual insulating silicon oxide or nitride atoms 47. It can be intrinsic silicon in a silicon circuit. This field layer then has substantially the same chemical composition and, therefore, coefficient of thermal expansion as those of both the pocket and the substrate. This reduces thermal mismatch strains and stresses. Ideally, not only the field layer, but the pocket and even the substrate, are of substantially the same density and material composition, except for several parts per million of foreign impurities, or uncompensated dopant impurity atoms.

To achieve full isolation, the insulating field groove must

extend at least from the top surface of the source and drain regions to penetrate into the silicon substrate layer. groove bottom has a blunt, rather than a sharp, tip or bottom. There is no notch effect. The mismatch stresses between silicon and the insulating field layer vary gradually, not abruptly, near the rounded bottom, due to curvature effects. stresses are smaller on a curved adjoining surface than on a flat adjoining surface, due additionally to the curvaturerelated strain-relief mechanisms shown above. In particular, the stresses are zero in the lateral direction at the bottom if the bottom has a zero width, and minimum and symmetrically distributed when the rounded bottom is symmetrical with respect to a longitudinal bisecting plane thereof. Symmetrical stress distribution insures that both the left and right side of the device component fail with equal probability giving an overall enhanced device reliability. Proper focused laser processing produces the zero bottom width and symmetrical depression shape.

The invented process uses the minimum number of device materials processed in simple processes. Experts in the art have recognized that the more complicated the device materials and production process actually lowers the device yield but increases the final cost. The process also control the thermal expansion and contraction in all directions and during all processing steps.

The traditional thermally grown silicon dioxide gate dielectric has worked remarkably well for thick oxide films. Thin oxide layer, however, has problems with boron penetration and tunneling through the oxide. A partial solution has been obtained with a sequential in situ steam generation and rapid plasma nitridation process. This two-step oxidation/nitridation approach is useful for oxides down to 20 A in thickness.

The following United States patents or application relating to solid state device of the present invention are made of record:

Peltzer's U.S. patent No. 3,648,125 on "Method of Fabricating Integrated Circuits";

Li's U.S. patent NO. 3,430,109 on "Solid-State Device with Differentially Expanded Junction Surfaces";

Li's U.S. pat. No. 3,585,714 on "Method for Making Solid-State Devices";

Li's U.S. patent No. 5,874,175 on "Ceramic Composite";

Li's Application Serial No. 154,300 on "Method for Making 20 Solid-State Device"; Devices, filed June 18, 1971; and

Li's application 08/483,937 and 08/483,938, both filed on June 7, 1995 entitled "Integrated Circuit Device" and "Method of Making Solid State Device" respectively.

I hereby incorporate the above-referenced patents and also

patents or papers of Shockley, Gale, Kellett et al, Sibley, Gibbons into this application. K

The invention, as described above, is not to be construed as limited to the particular forms disclosed herein, since these are to be regarded as illustrative rather than restrictive. For example, various combinations, equivalent substitutions, or other modifications of the preferred embodiments described herein are obviously possible in light of the description, without departing from the spirit of the invention. In particular, Ge, Si-Ge, InP, GaAs, InSb, and other III-V and II-VI compounds may, e.g., replace Si. Other useful materials include various semiconducting compounds consisting essentially of at least two elements respectively selected from two different groups of the periodic table.

Also, instead of silicon oxide or nitride, oxynitrides, composite oxide/nitride, and high-dielectric (high-k) or low-k dielectrics for the gate, isolating region, or similar components in any solid-state device to achieve the same purpose as the gate layer or insulating region in MOS or CIS circuits.

Semiconductor integrated circuits such as MOS, CIS, bipolar, silicon-on-insulator, and silicon-germanium devices are covered in this invention. Other solid-state devices such as electro optical, various sensors and detectors, and electrooptomagnetic devices or circuits can also use the designs

20

of this invention to achieve unique or improved performance and reliability, particularly as to heat, power, vibration, impact, and high accelerations and decelerations.

It is also to be understood that the following claims are intended to cover all of the generic and specific features of the invention herein described, and all statements of the scope of the invention which, as a matter of language, might be said to fall therebetween.

I claim:

1. A method of making a semiconductor integrated circuit comprising:

supplying a semiconductor substrate of a first conductivity type;

supplying on top of the substrate a left and a right adjacent but laterally spaced-apart semiconductor pockets of the opposite conductivity type;

generating two PN junction regions at where the semiconductor pockets contact the substrate;

the two adjacent semiconductor pockets forming, respectively, a source and a drain regions which are spaced apart by a gap of a specified length exposing on a top surface of the substrate a gate area having the specified length; and

forming a gate layer of a substantially electrically

insulating material generally centered on the gate area;

wherein the forming step comprises forming the gate layer
to have such a material and structure as to be sufficiently
yieldable to minimize effects of thermal mismatch stresses

between materials of the contacting substrate, pockets, and gate
layer, whereby performance and reliability of the semiconductor
integrated circuit is significantly improved.

- 2. The method as in claim 1 wherein the gate layer is yieldable without requiring appreciable amount of energy or work.
- 3. The method as in claim 1 including supplying a gate electrode formed of an electrically conducting material and generally centered on the gate area to control flow of electronic carriers from one of the two semiconductor pockets to the other.
- 4. The method as in claim 1 wherein the forming step comprises forming the gate layer by an atomic surface-smoothing process to achieve a liquid-flat surface on a lower surface of the gate layer facing the substrate.
 - 5. The method as in claim 4 wherein the atomic surface-

smoothing process comprises:

melting the gate layer material to form a melt material; and

causing surface tension forces on the melt material to

5 perform the atomic surface-smoothing operation; and

solidifying the atomically surface-smoothed melt material

to produce the liquid-flat, solid lower gate layer surface.

6. The method as in claim 5 wherein the heating step is done by a laser beam; and

including focusing the laser beam to have such a beam size with such a power density profile as to remove a selected central top portion of the melt material to thereby form a central top concave depression on a top surface of the solidified gate layer.

- 7. The method as in claim 5 including stopping the laser beam heating according to a predetermined heating schedule; and solidifying by splat cooling the remaining melt material to produce ultra-fine solidifying grains for achieving a very smooth surface on the solidified gate layer.
- 8. The method as in claim 5 including:

 progressively solidifying the melt material from the bottom

up; and

purifying the solidifying melt material according to a

phase diagram of the gate layer material, most purification

taking place at the lowest layer closest to the substrate to

thereby have a highest purity and electrical insulation property

of the solidifying gate layer material thereat; and

when needed, remelting the solidified gate layer material and repurifying the remelted gate layer material to achieve further material purification for additional improvement in the electrical insulation property of the gate layer.

- 9. The method as in claim 1 wherein the forming step comprises forming the gate layer to have a curved shape for substantially reducing thermal mismatch stresses between different contacting materials through a curvature-related stress-relief mechanism.
- 10. The method as in claim 1 wherein the forming step comprises forming the gate layer to have a concave shape when looked from a point above the gate layer.
- 11. The method as in claim 1 wherein the forming step
 20 comprises forming the gate layer to have a curved shape having a
 radius of curvature of less than 0.5 microns.

- 12. The method as in claim 1 wherein the forming step comprises forming the gate layer to have a curved shape having a radius of curvature of less than 20 times thickness of the gate 5 layer.
 - 13. The method as in claim 1 wherein the forming step comprises forming the gate layer to have such a small thickness as to make the gate layer flexible for relieving thermal stresses between different contacting materials through flexing thereof.
 - 14. The method as in claim 1 wherein the forming step comprises forming the gate layer to produce a gate length so small as to reduce on the gate layer at least a significant portion of thermal mismatch stresses which are proportional to the gate length.
 - 15. The method as in claim 1 wherein the forming step comprises forming the gate layer to be of substantially the same material as materials of both the pockets and the substrate.
 - 16. The method as in claim 1 wherein the forming step

15

comprises forming the gate layer to be of a material having substantially the same coefficient of thermal expansion as those of both the pockets and the substrate thereby reducing thermal mismatch stresses.

- 17. The method as in claim 1 wherein the gate layer has a length which is less than a length selected from the group consisting of 0.2 microns, 0.1 microns, 50 Angstroms and 10 Angstroms.
 - 18. The method as in claim 1 wherein the gate layer is less than three to ten atomic layers thick.
 - 19. The method as in claim 1 wherein the forming step comprises forming the gate layer to be of substantially the same material as materials of the pockets and the substrate except for no more than 10 parts per million of uncompensated dopant impurities atoms thereby reducing thermal mismatch stresses between different contacting parts.
- 20. The method as in claim 1 wherein the forming step comprises forming the gate layer to be of substantially the same 20 material as materials of the pockets, the substrate, and a conductive gate electrical lead thereby reducing thermal

mismatch stresses.

21. The method as in claim 1 wherein the forming step comprises forming the gate layer to have at least a number of characteristics selected form the group consisting of: 1) having a curved shape; 2) having a sufficiently small thickness to be flexible without requiring appreciable work done thereon; 3) having a substantially same thermal coefficient of expansion as those of the substrate, the pockets, and a conductive gate electrical lead to minimize thermal mismatch stresses between different contacting parts; and 4) having a substantially same density as those of the substrate, the pockets, and a conductive gate electrical lead to minimize dynamic mismatch stresses between different contacting parts;

said number of characteristics being selected form the group consisting of two, three, and four.

22. The method as in claim 1 wherein the gate layer is metallurgically bonded, continuously and without a void visible at a magnification of over 1000 times, to the substrate with a sufficiently thick, liquid-diffusion graded bonding interfacial region therebetween to reduce thermal stress gradient across the interfacial region.

- 23. The method as in claim 1 wherein the gate layer is metallurgically bonded, continuously and without a void visible at a magnification of over 1000 times, to a conductive gate electrical lead with a sufficiently thick, graded bonding interfacial region therebetween.
 - 24. The method as in claim 1 wherein the forming step comprises at least one ion-implantation step under an implanting voltage of no more than a value selected form the group consisting of 100 kilovolts, 10 kilovolts, and 1 kilovolt.
 - 25. A semiconductor integrated circuit comprising:
 - a semiconductor substrate of a first conductivity type;
 - a left and a right adjacent but laterally spaced-apart semiconductor pockets of the opposite conductivity type and positioned on top of the substrate;
- two PN junction regions at where the semiconductor pockets contact the substrate;

the two adjacent semiconductor pockets forming,
respectively, a source and a drain regions which are spaced
apart by a specified length thereby exposing on a top surface of
the substrate a gate area;

a gate layer of a substantially electrically insulating

material generally centered on the gate area; and

a gate electrode formed of an electrically conducting
material also generally centered on the gate area to control
flow of electronic carriers from the source region to the drain
5 region;

the gate layer being of such a material arranged in such a structure as to be sufficiently yieldable for minimizing effects thereon of thermal mismatch stresses between materials of the contacting substrate, pockets, gate layer, and gate electrode whereby performance and reliability of the semiconductor integrated circuit is significantly improved.

- 26. The semiconductor integrated circuit as in claim 25 wherein the gate layer can flex without requiring appreciable amount of energy or work.
- 27. The semiconductor integrated circuit as in claim 25 in which the gate layer is atomically surface-smoothed to have a liquid-flat lower surface facing the substrate.
- 28. The semiconductor integrated circuit as in claim 27 in which the gate layer has been in a molten state during which surface tension forces atomically surface-smooth a lower gate

surface thereof to produce the liquid-flat, lower gate layer surface facing the substrate.

- 29. The semiconductor integrated circuit as in claim 25 in which a central top portion of the gate layer contains a concave depression having a specified size and radius of curvature and formed by a selected precision material removal process.
 - 30. The semiconductor integrated circuit as in claim 25 in which material of the gate layer consists essentially of a splat-cooled material containing ultra-fine grains to produce a solidified liquid-flat surface on a lower surface of the gate layer facing the substrate.
 - 31. The semiconductor integrated circuit as in claim 25 in which material of the gate layer undergoes a phase change and is thereby significantly purified;

most purification occurring at a lowest part of the gate layer closest to the substrate to thereby have a highest electrical insulation property thereat.

32. The semiconductor integrated circuit as in claim 25 in which the gate layer has a curved shape to reduce substantially

thermal mismatch stresses through a curvature-related stressrelief mechanism.

- 33. The semiconductor integrated circuit as in claim 25 in which the gate layer has a concave shape when looked from a 5 point above the gate layer.
 - 34. The semiconductor integrated circuit as in claim 25 in which the gate layer has a curved shape having a radius of curvature of less than 0.5 microns.
 - 35. The semiconductor integrated circuit as in claim 25 in which the gate layer has a curved shape having a radius of curvature of less than twenty times a thickness of the gate layer.
- 36. The semiconductor circuit as in claim 25 in which the gate layer has such a small thickness as to be sufficiently flexible to thereby relieve thermal mismatch stresses between different contacting parts through flexing thereof.
- 37. The semiconductor integrated circuit as in claim 25 in which the gate layer has a length which is so small as to significantly reduce thermal mismatch stresses which are

proportional to the gate length.

- 38. The semiconductor integrated circuit as in claim 25 in which the gate layer has no more than a length selected form the group consisting of 0.2 microns, 0.1 microns, 50 Angstroms, and 10 Angstroms.
- 39. The semiconductor integrated circuit as in claim 25 in which the gate layer has a thickness which is no more than two to twenty atomic layers thick.
- 40. The semiconductor integrated circuit as in claim 25 in which the gate layer is of substantially same material as materials of both pockets and the substrate thereby minimizing thermal mismatch stresses between different contacting parts.
- 41. The semiconductor integrated circuit as in claim 25 in which the gate layer is of substantially same material as materials of the pockets and the substrate, except for no more than 10 parts per million of uncompensated dopant impurities atoms thereby reducing thermal mismatch stresses between different contacting parts.
 - 42. The semiconductor integrated circuit as in claim 25 in

which the gate layer is of substantially a same material as materials of the pockets, the substrate, and the gate electrode thereby reducing thermal mismatch stresses between different contacting parts.

43. The semiconductor circuit as in claim 25 in which the gate layer has at least a number of characteristics selected form the group consisting of: 1) having a curved shape; 2) having a sufficiently small thickness to be flexible without significant work thereon; 3) having substantially the same thermal coefficients of expansion as those of the substrate, pockets, and the conductive electrical lead to minimize thermal mismatch stresses between different contacting parts; and 4) having substantially the same density as those of the substrate, pockets, and a gate electrical lead to minimize dynamic mismatch stresses between different contacting parts;

said number being selected from the group consisting of two, three and four.

44. The semiconductor integrated circuit as in claim 25 in which the gate layer is metallurgically bonded, continuously and without a void visible at a magnification of over 1000 times, to the substrate with a graded bonding interfacial region therebetween to reduce thermal stress gradient across the

interfacial region.

- 45. The semiconductor integrated circuit as in claim 25 in which the gate layer is metallurgically bonded, continuously and without a void visible at a magnification of over 1000 times, to a conductive gate lead with a sufficiently thick, graded bonding interfacial region therebetween to reduce the thermal stress gradient across the interfacial region.
 - 46. The semiconductor integrated circuit as in claim 25 in which the gate layer material has a density within 20% of that of the substrate and pockets making the circuit resistant to impacts, shocks, vibrations, and high accelerations and decelerations.
 - 47. The semiconductor integrated device as in claim 25 in which the gate layer is formed by at least one ion-implantation step under an implanting voltage of no more than a value selected form the group consisting of 100 kilovolts, 10 kilovolts, and 1 kilovolt.
 - 48. A method of making a semiconductor integrated circuit comprising:
- 20 providing a semiconductor substrate of a first conductivity

5

type;

providing on top of the substrate a semiconductor pocket of the opposite conductivity type thereby forming a PN junction region at where the semiconductor pocket contacts the substrate; and

forming a field layer of a relatively electrically insulating material starting at a top surface of the semiconductor pocket and extending substantially vertically downward to extend sufficiently deep to past the pocket and into the substrate thereby dividing the pocket into two separate parts whereby one of the two separate parts is electrically isolated from the other part by the field layer and the PN junction region;

wherein the forming step comprises forming the field layer to have such a material arranged in such a structure as to be sufficiently yieldable to minimize effects thereon of thermal mismatch stresses between materials of the substrate, pocket, and field layer whereby performance and reliability of the semiconductor device is significantly improved.

49. The method as in claim 48 wherein the forming step comprises forming the field layer to have a substantially constant thickness along its entire depth from the top surface of the semiconductor pocket down except for its bottom which is

rounded to have zero bottom width;

said field layer having a curved shape to reduce substantially thermal mismatch stresses between different contacting parts through a curvature-related stress-relief mechanism thereby minimizing defects in the field layer.

- 50. The method as in claim 48 wherein the forming step comprises forming the field layer to have a horizontal cross-sectional shape or boundary having a shape selected from the group consisting of a curved shape and a wave shape.
- 51. The method as in claim 48 wherein the forming step comprises forming the field layer to have a curved shape having a radius of curvature of less than 0.2 microns.
- 52. The method as in claim 48 wherein the forming step comprises forming the field layer to have a curved shape having a radius of curvature of less than twenty times a thickness of field layer.
- 53. The method as in claim 48 wherein the forming step comprises forming the field layer to have such a small thickness as to be flexible without requiring appreciable work thereon to appreciably relieve stresses from the field layer through

flexing thereof.

- 54. The method as in claim 48 wherein the forming step comprises forming the field layer to be of a material having substantially the same coefficient of thermal expansion as those of both the pocket and the substrate thereby reducing thermal mismatch stresses between the different contacting parts.
 - 55. The method as in claim 48 wherein the forming step comprises forming the field layer to be substantially the same material as both the pocket and the substrate thereby reducing thermal mismatch stresses between the different contacting materials.
- 56. The method as in claim 48 wherein the forming step comprise forming the field layer to be of substantially the same material as materials of the pocket and the substrate, except for 10 parts per million of uncompensated dopant impurity atoms, thereby reducing the thermal mismatch stresses.
- 57. The method as in claim 48 wherein the forming step comprises forming the field layer to have at least a number of characteristics selected form the group consisting of: 1) having a curved shape; 2) having a sufficiently small thickness to be

significantly flexible without requiring appreciable work
thereon; 3) having a substantially same thermal coefficients of
expansion as those of the substrate and pocket to minimize
thermal mismatch stresses between different contacting parts;
and 4) having a substantially same density as those of the
substrate and pocket to minimize dynamic mismatch stresses
between different contacting parts;

said number of characteristics being selected form the group consisting of two, three, and four.

58. A laterally electrically isolated integrated circuit comprising, when viewed in a vertical cross-section:

laterally extending first and second upper semiconductor portions;

an electrically isolating region no more than 1 micron thick, and adjoining and laterally spacing from each other the upper semiconductor portions;

- a lower semiconductor portion below and adjoining the electrically isolating region and the upper semiconductor portions;
- a first PN junction region where the lower semiconductor portion adjoins the first upper semiconductor portion a second PN junction region where the lower semiconductor portion adjoins

the second upper semiconductor portion;

the electrically isolating region consisting essentially of an in-situ formed, substantially electrically insulating material with a rounded bottom of zero width at least at a central portion thereof, in which during the in-situ formation the isolating region introduces thermal mismatch stresses and strains into at least one of the upper and lower semiconductor portions;

the in-situ formation and rounded central bottom, in combination, allowing stress and strain relief to the semiconductor portions; and

the rounded central bottom of the isolating region being, both vertically and horizontally, sufficiently close to at least one of the PN junction regions as to significantly reduce thermal mismatch stresses and strains thereon and thereby improve performance and reliability of the integrated circuit.

- 59. The integrated circuit as in claim 58 in which:
 the electrically isolating region consisting essentially of
 at least one of an oxide and a nitride.
- 60. The integrated circuit device as in claim 58 in which the electrically isolating layer has at least two of the following features: 1) having a thickness of no more than a

value selected from the group consisting of 0.5 microns, 0.1 microns, 100 Angstroms, and 20 Angstroms; 2) being round-bottomed; and 3) having a curved boundary on a horizontal, but not vertical, cross-section thereof to reduce the thermal mismatch strains and stresses through a curvature-related strain-relieving mechanism.

61. A method of making a semiconductor integrated circuit device comprising:

providing a semiconductor substrate of one electronic conductivity type, and having a top surface and a specified substrate density;

Providing on the top surface of the substrate a first semiconductor pocket

of an opposite electronic conductivity type and capable of supplying preselected electronic carriers of one type selected from the group consisting of electrons and holes;

providing on the top surface of the substrate at a selected lateral distance away from the first semiconductor pocket a second semiconductor pocket of the opposite electronic conductivity type and capable of accepting the preselected electronic carriers supplied by the first semiconductor pocket;

an electrically conductive gate electrode located above the

substrate and the semiconductor pockets and capable of selectively applying an electrical bias on the circuit device to control flow of the preselected electronic carriers from the first semiconductor pocket to the second semiconductor pocket; and

a curved gate layer located between the gate electrode and the semiconductor pockets to isolate the gate electrode from both the substrate and the semiconductor pockets.

62. The method as in claim 61 wherein:

the densities of the semiconductor pockets and the gate layer are within a given percentage of the substrate density;

the given percentage being selected from the group consisting of 10% and 20% whereby the integrated circuit device is resistant to accelerations, decelerations, impacts, and vibrations.


- 63. The method as in claim 61 wherein the gate electrode has a gate electrode material having a density which is also within the given percentage of the substrate density.
- 64. The method as in claim 61 wherein the integrated
 20 circuit has a field layer to electrically isolate one circuit
 device from a neighboring circuit device; and

the field layer consists essentially of a material having a density which is within the given percentage of the substrate density.

65. The method as in claim 64 wherein at least one of the 5 gate and field layers are no thicker than a thickness selected from the group consisting of 0.5 microns and 10 Angstroms.

ABSTRACT

A method of making a semiconductor integrated circuit supplying a semiconductor substrate of a first comprises: conductivity type; supplying on top of the substrate a left and a right adjacent semiconductor source and drain pockets of the opposite conductivity type to generate two PN junction regions at where the semiconductor pockets contact the substrate. two adjacent semiconductor pockets form respectively a source and a drain regions of the semiconductor device. The method additionally include forming a gate layer of a substantially electrically insulating material. The gate layer has such a material in such a structure as to be sufficiently yieldable to minimize effects thereon of thermal mismatch stresses between the different contacting materials thereby improving the performance and reliability of the semiconductor device. semiconductor integrate circuit made by the method is also disclosed.









Fig. 2







.12333.	Healt Street H. H.	=
÷	Harry	=
·Dane	line.	1
÷	٠,	Section
	=	
ź	Ŧ	4
'n	٦,	iii.
2		2
Ē		
-	=	i don't
	i	The state
-	Circuit.	******
÷	===	iberet.
-	=	
		1,1,1

DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION (37 CFR 1.63)				Attorney Docket Numb	190				
				Filet Manies Errorter	Chout. Li				
			- 	COMPLET	COMPLETE IF KNOWN				
				Application Number					
☑ Declaration			Filing Date						
	OR Submitted after initial	tial Group Art Unit							
		Filing (surcharge (37 CFR 1.16 (e)) required)	Examiner Name						

As a below named inventor, I hereby declare that: My residence, post office address, and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: Semiconductor Integrated Circuit Device the specification of which (Title of the Invention) is attached hereto OR as United States Application Number or PCT international Application Number and was amended or (MM/DD/YYYY) I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.58. I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(c) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, Islaed below and have also fermitially application which designated at least one country other than the United States of ordering PCT international application that in a patent of inventor's certificate, or 365(a) of any PCT international application that in a patent of inventor actificate, or ordering application in the patent and the application on which priority detains the certificate or of any PCT international application that in a patent of inventor actificate, or ordering application in the patent of inventors actificate, or ordering application in the patent of inventors actificate, or ordering application in the patent of inventors are listed on a supplemental priority data sheet PTO/SB/02B attached hereto. Application Number(s) Filing Deta (NM/DD/YYYY) Additional provisional application numbers are listed on a suppleme									
believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if pfural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: Semiconductor Integrated Circuit Device	As a below named inventor, I hereby declare that:								
the specification of which (Title of the Invention) is attached hereto OR was filed on (MM/DD/YYYY) and was armended on (MM/DD/YYYY) and was armended on (MM/DD/YYYY) if application Number or PCT international application Number or PCT international amended by any amendment specifically referred to above. I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.58. I hereby claim toreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(a) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of Amenica, listed below and have also identified below, by checking the box, and the supplication on which priority is claimed. Prior Foreign application Prior Foreign application having a filing date before that of the application on which priority is claimed. Prior Foreign application Country Certified Copy Attached? VES NO	·								
the specification of which Stattached hereto Status Status	names are listed below) of the subject matter which is claimed and for which a patent is subject in the avoidable strains								
is attached hereto OR was filed on (MM/DD/YYYY) as United States Application Number or PCT international Application Number and was amended on (MM/DD/YYYY) (If applicable). I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56. I hereby claim toreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed. Prior Foreign Application Number(s) Country Foreign Filing Date (MM/DD/YYYY) Not Claimed YES NO Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below. Filing Date (RMM/DD/YYYY) Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:	Semiconductor Integrated Circuit Devico								
Application Number and was amended on (MM/DD/YYYY) (if applicable). I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.58. I hereby claim toreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed. Prior Foreign Application Number(s) Country Foreign Filing Date (MM/DD/YYYY) Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application in unmbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: Application Number(s) Filing Date (Nam/DD/YYYY) Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:	in '								
Application Number and was amended on (MM/DD/YYYY) (If applicable). I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56. I hereby claim toreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other train the United States of America, listed below and have sits of lemified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed. Prior Foreign Application Number(s) Country Foreign Fliting Date (NM/DD/YYYY) Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: 1 hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application numbers are listed on a	Same 19 distriction control								
in hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56. I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed. Prior Foreign Application Prior Foreign Application Country Foreign Filing Date (MM/DDYYYY) Not Claimed YES NO Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: 1 hereby claim the benefit under 35 U.S.C. 119(a) of any United States provisional application(s) listed below. Application Number(s) Filing Date (MM/DD/YYYY) Additional provisional application numbers are listed on a number are listed on a number and numbers are listed o			as United	States Applicati	on Number or PC	CT international			
I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.58. I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed. Prior Foreign Application Number(s) Country Foreign Filing Date (MM/DD/YYYY) Not Claimed PFlortiy YES NO Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: 1 hereby claim the benefit under 35 U.S.C. 119(a) of any United States provisional application(s) listed below. Application Number(s) Filing Date (MM/DD/YYYY) Additional provisional application numbers are listed on a number and priority data sheet.	Anolication Number	and wa	s amended on (MM/DD/YY	YY)		(if applicable).			
i acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.58. I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(o) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed. Prior Foreign Application Number(s) Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional applications is steed on a supplemental priority data sheet PTO/SB/02B attached hereto: Application Number(s) Filing Date (NM/DD/YYYY) Additional provisional application numbers are listed on a supplemental priority data sheet provisional application numbers are listed on a supplemental priority data sheet provisional application numbers are listed on a supplemental priority data sheet provisional application numbers are listed on a supplemental priority data sheet provisional application numbers are listed on a supplemental priority data sheet provisional application numbers are listed on a supplemental priority data sheet provisional application numbers are listed on a supplemental priority data sheet.	I horshy state that I have reviewed a	nd understand the o	ontents of the above identi		, including the cl	aims, as			
I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at teast one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed. Prior Foreign Application Number(s) Country Foreign Filing Date (MM/DD/YYYY) Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: 1 hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application is listed below. Application Number(s) Filing Date (NM/DD/YYYY) Additional provisional application numbers are listed on a numbers are listed on a	amended by any amendment specific	ally referred to and	ve.						
Prior Foreign Application Number(s) Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: I hereby claim the benefit under 35 U.S.C. 119(s) of any United States provisional application Number(s) Additional provisional polication numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: Additional provisional polication numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: Additional provisional application numbers are listed on a supplemental priority data sheet provisional application numbers are listed on a supplemental priority data sheet	i acknowledge the duty to disclose in	formation which is	naterial to patentability as o	defined in 37 CF	R 1.58.				
Prior Foreign Application Number(s) Country (MM/DD/YYYY) Not Claimed YES NO	certificate, or 365(a) of any PCT international application which designated at these profilenties for patent or inventor's certificate.								
Number(s) Country (MM/DD/YYY) Additional foreign application numbers are listed on a supplemental priority data sheet PTC/SB/02B attached hereto: Thereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below. Application Number(s) Filing Date (MM/DD/YYYY) Additional provisional application numbers are listed on a numbers are listed on a number are listed on a	Prior Foreign Application	Malan Panalan Amaliantiant							
Additional foreign application numbers are listed on a supplemental priority data sheet PTC/SB/02B attached hereto: I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below. Application Number(s) Filing Date (NM/DD/YYYY) Additional provisional application numbers are listed on a		Country	(YYYYYEG\MM)	Not Claimed	YES	NO			
Thereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application (s) sales uses. Application Number(s) Filing Date (NM/DD/YYYY) Additional provisional application numbers are listed on a	None			0000	0000	000			
Thereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application (s) sales uses. Application Number(s) Filing Date (NM/DD/YYYY) Additional provisional application numbers are listed on a				observed STO/CB/I	100 eteched her	reto:			
Application Number(s) Filing Date (NM/DD/YYYY) Additional provisional application numbers are listed on a numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application number of the provisional application numbers are listed on a number of the provisional application numbers are listed on a number of the provisional application numbers are numbers are number of the provisional numbers are number of the provisional numbers are numbers and numbers and numbers are numbers and num	Additional foreign application numbers are listed on a supplemental priority data sheet PTC/Staroza attached hereto:								
Additional provisional application numbers are listed on a	Application Number(s) Filing Date (NM/DD/YYYY)								
				numbers are listed on a supplemental priority data sheet					

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the Individual case. Any comments on the amount of time you are required to complete this form should be sent to the Crief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

	parter-	PTO/SB/01 (12-97)
Please type a plus sign (+) inside this box		Approved for use through 9/30/00. OMS 0681-0032 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a welld OMB control number.

DEC	LAF	ATION	{	Jtility	or D	esigr	Pate	nt A	ppl	icatio	<u>n</u>
hereby claim to United States of United States of Information white	he benefit if America. r PCT Inter	under 35 U.S.C. lieted below an mational applicat rial to patentabili ternational filing	120 of am d, insofar ion in the	y United State as the subject manner provided in 37 CFF	es applicati	on(s), or 365 feach of the	(c) of any PCT claims of this	internat applica	ional ap tion is n cknowle	plication designot disclosed in	nating the the prior disclose
		t Application		Parent FI (MM/DC				t Patent Nu f applicabl			
none											
		T international a									
As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected interewith: Customer Place Customer Number Bur Code											
			□ Be		itioner(s) n	ame/recistra	ion number lis	ed belov	, L	i shei heri	
	Name			Registre Numb	tion		Nem			Regist Nun	
n	none										
Additional	registered	practitioner(s) na	med an si	upplemental f	Registered	Practitioner (nformation she	et PTO/	S6/02C	attached herei	Q.
Direct all corr		nce to: 🔲 C	ustomer				OR			ndence addr	
Name		Chout			···						
Address	8	00/ Sa	rlbo	at Key	y BSc	rd. Lt	nit 4	04			
Address	. <	Touth f	Da car	Sona			FL	3707			
City		15A	4300	Telephon	e 97	3-66	9-5659		2-649-5659		
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are purishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.											
Name of S	iole or F	irst inventor	:			A petit	ion has been	filed fo	r this u	nsigned inve	ntor
G	liven Nen	ne (first and mi	ddle lif a	nvl)		Family Name or Surname					
	\mathcal{L}	hou	H				<u></u>				
inventor's Signature	ignature (Oner H								Date		
Residance:	City	South f	Pasadi	eng State	FL	Country USA CHIZE			Citizenship	USA	
Post Office	Address	8001	Sailb	boat K	ey 5	Jud. C	last 4	6 V			
Post Office	Address							·		Ţ	
City		5. Pascockena	State /	FL	ZIP	337	البائلين من مساور البيد		untry	USA	
		rs are being n		the ev	onlement	a) Additions	l Inventor(s)	sheet(e) PTO	SB/02A attac	ched her

United States Patent & Trademark Office

Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

Page(s) of 10 Tensmital were not present for scanning. (Document title)

☐ Scanned copy is best available.